EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 432

• Manufacturer Part Number: EP9302-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-CQZ

• Program Memory Type: ROMless
• Package / Case: 208-LQFP
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Data Ram Size: 16 bit
• Interface Type: USB, USART, SPI
• Maximum Clock Frequency: 200 MHz
• Number Of Programmable I/os: 37
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 4
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1137

10
10-38
DMA Controller
EP93xx User’s Guide
CurrentState:
DONE:
TCS:
Copyright 2007 Cirrus Logic
Indicates the states that the M2M Channel Control FSM
and M2M Buffer FSM are currently in:
CurrentState[2:0] - These indicate the state of M2M
Channel Control FSM:
000 - DMA_IDLE
001 - DMA_STALL
010 - DMA_MEM_RD
011 - DMA_MEM_WR
100 - DMA_BWC_WAIT
CurrentState[4:3] - These indicate the state of M2M Buffer
FSM:
00 - DMA_NO_BUF
01 - DMA_BUF_ON
10 - DMA_BUF_NEXT
Transfer completed successfully. The transfer is
terminated on the occurrence of DEOT being asserted by
the peripheral or the byte count expiring, whichever
happens sooner. When a transfer completes, software
must clear the Interrupt.DONEInt bit before
reprogramming the DMA, by writing either “0” or “1” to this
bit. The DMA will ignore any more DREQs that it receives
from the external device (if operating in external peripheral
mode) until such time that software clears the DONE
interrupt and reprograms the DMA with new BCRx values,
and this even if the DMA interrupt is disabled.
Terminal Count status. This status bit reflects whether or
not the actual byte count has reached the programmed
limit for buffer descriptor “0” or “1” respectively:
00 - Terminal Count has not been reached for either buffer
descriptor 1 or 0.
01 - Terminal Count has not been reached for buffer 1 and
has been reached for buffer descriptor 0.
10 - Terminal Count has been reached for buffer 1 and has
not been reached for buffer descriptor 0.
11 - Terminal Count has been reached for both buffer
descriptors.
The TCS status bit for a buffer descriptor is cleared when
the BCR register of that buffer descriptor has been
programmed with a new value.
DS785UM1