EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 783

• Manufacturer Part Number: EP9302-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-CQZ

• Program Memory Type: ROMless
• Package / Case: 208-LQFP
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Data Ram Size: 16 bit
• Interface Type: USB, USART, SPI
• Maximum Clock Frequency: 200 MHz
• Number Of Programmable I/os: 37
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 4
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1137

IDEDataOut
DS785UM1
31
15
Default:
Definition:
Bit Descriptions:
Address:
Default:
Definition:
Bit Descriptions:
Note: Before setting the UEN bit to enable UDMA operation:
30
14
1 - Set or Clear the RWOP bit to configure for a Write or Read operation.
2 - Perform a dummy read of the IDEUDMAOp register.
3 - Set the UEN bit to enable UDMA operation.
29
13
28
12
0x0000_0000
IDE UDMA Configuration Register.
RSVD:
RWOP:
UEN:
0x800A_0010 - Read/Write
0x0000_0000
In PIO mode write operation, this register is the Output Data Registers,
containing the register contents or the data to be written to the device. The
register is driven onto the DD pins when DIOWn is low. The register is both
read write in this operation. In MDMA and UDMA data-out operations, this
register is an exact copy of the data in the output buffer to be transferred to the
device. The register should only be read in these operations for checking the
output data. Any write in these two operation modes is ignored.
IDEDD:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Reserved. Unknown during read, ignored during write.
Read or write operation selection:
0 - Read
1 - Write.
Enable Ultra DMA operation.
1 - to start UDMA
0 - to terminate UDMA by the host.
IDE output data in PIO writes (read write), data in output
buffer in MDMA and data at the tail of output buffer in
UDMA mode (read only).
24
8
IDEDD
IDEDD
23
7
22
6
21
5
20
4
19
3
EP93xx User’s Guide
18
2
IDE Interface
17
1
27-13
16
0
27