MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 613

no-image

MC68EN360AI25VL

Manufacturer Part Number
MC68EN360AI25VL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC68EN360AI25VL

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360AI25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
20 000
Bits 7, 5, 3—Reserved.
BRKe—Break End
BRK—Break Character Received
BSY—Busy Condition
TX—Tx Buffer
RX—Rx Buffer
The end of break sequence was detected. This indication will be no sonner than after one
idle bit is received following a break sequence.
A break character was received. If a very long break sequence occurs, this interrupt will
occur only once after the first all-zeros character is received.
A character was received and discarded due to lack of buffers. This bit is be set no sooner
than the middle of the last stop bit of the first receive character for which there is no avail-
able buffer. Reception continues when an empty buffer is provided.
A buffer has been transmitted over the UART channel. This bit is set once the transmit
data of the last character in the buffer was written to the transmit FIFO. The user must wait
two character times to be sure that the data was completely sent over the transmit pin.
A buffer has been received and its associated Rx BD is now closed. This bit is set no soon-
er than the middle of the last stop bit of the last character that was written to the receive
buffer.
TXD
RXD
RECEIVED BY SMC UART
NOTES:
NOTE: The TX event assumes all seven characters were put into a single buffer, and the TX event occurred when the seventh
TRANSMITTED BY SMC UART
SMC UART SMCE
1. The first RX event assumes receive buffers are six bytes each.
2. The second RX event position is programmable based on the max_IDL value.
3. The BRK event occurs after the first break character is received.
CHARACTERS
TIME
SMC UART SMCE
EVENTS
CHARACTERS
character was written to the SMC transmit FIFO.
EVENTS
LINE IDLE
Figure 7-77. SMC UART Interrupts Example
LINE IDLE
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
10 CHARACTERS
7 CHARACTERS
RX
TX
Serial Management Controllers (SMCs)
LINE IDLE
RX
LINE IDLE
BRK
BREAK
BRKe

Related parts for MC68EN360AI25VL