MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 692

no-image

MC68EN360AI25VL

Manufacturer Part Number
MC68EN360AI25VL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC68EN360AI25VL

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360AI25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
20 000
Parallel I/O Ports
7.14.10.1 PORT C DATA REGISTER (PCDAT). When read, PCDAT always reflects the
current status of each line.
7.14.10.2 PORT C DATA DIRECTION REGISTER (PCDIR). PCDIR is a 16-bit register that
is cleared at system reset.
7.14.10.3 PORT C PIN ASSIGNMENT REGISTER (PCPAR). PCPAR is a 16-bit register
that is cleared at system reset.
7.14.10.4 PORT C SPECIAL OPTIONS (PCSO). PCSO is a 16-bit read-write register.
Each defined bit in the PCSO corresponds to a port C line (PC11–PC4 and PC1–PC0). The
PCSO is cleared at reset.
Bits 15–12, 3–2—Reserved
CDx—Carrier Detect
CTSx—Clear-To-Send
7-368
15
15
15
15
These bits should be written with zeros.
0
0
0
0 = PCx is a general-purpose interrupt I/O pin. (The SCC’s internal CDx signal is al-
1 = PCx is connected to the corresponding SCC signal input in addition to being a gen-
0 = PCx is a general-purpose interrupt I/O pin. (The SCC’s internal CTSx signal is al-
1 = PCx is connected to the corresponding SCC signal input in addition to being a gen-
14
14
14
14
0
0
0
ways asserted.) If PCDIR configures this pin as an input, this pin can generate an
interrupt to the CPU32+ core, as controlled by the PCINT bits.
eral-purpose interrupt pin.
ways asserted.) If PCDIR configures this pin as an input, this pin can generate an
interrupt to the CPU32+ core, as controlled by the PCINT bits.
eral-purpose interrupt pin.
13
13
13
13
0
0
0
12
12
12
12
0
0
0
DR11
DD11
CD4
D11
11
11
11
11
Freescale Semiconductor, Inc.
For More Information On This Product,
DR10
DD10
CTS4
D10
10
10
10
10
MC68360 USER’S MANUAL
Go to: www.freescale.com
DR9
DD9
CD3
D9
9
9
9
9
CTS3
DR8
DD8
D8
8
8
8
8
DR7
DD7
CD2
D7
7
7
7
7
CTS2
DR6
DD6
D6
6
6
6
6
DR5
DD5
CD1
D5
5
5
5
5
CTS1
DR4
DD4
D4
4
4
4
4
DR3
DD3
D3
3
3
3
3
DR2
DD2
D2
2
2
2
2
DR1
DD1
D1
1
1
1
1
DR0
DD0
D0
0
0
0
0

Related parts for MC68EN360AI25VL