PNX1501E NXP Semiconductors, PNX1501E Datasheet - Page 797

no-image

PNX1501E

Manufacturer Part Number
PNX1501E
Description
Digital Signal Processors & Controllers (DSP, DSC) MEDIA PROCESSOR PNX15XX/266MHZ
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PNX1501E

Product
DSPs
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-795
Minimum Operating Temperature
0 C
Lead Free Status / Rohs Status
 Details
Other names
PNX1501E,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PNX1501E
Manufacturer:
PHILIPS
Quantity:
5
Part Number:
PNX1501E,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PNX1501E/G
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
PNX1501E/G
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PNX1501E/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Volume 1 of 1
3. Endian Mode Theory
12NC 9397 750 14321
Product data sheet
3.1 Law 1: The “CPU Rule”
There are two basic laws of endian mode: one imposed by CPU history, and one by
convention. Both must be met by any system architecture that implements dual-
endian operation capability. In addition, there are some implementation choices for a
system architecture.
Series on-chip buses. These choices are somewhat arbitrary, but they must be
followed to ensure future compatibility.
This section is intended to explain CPU endian modes in detail. For those familiar
with CPUs and endian modes, it is optional reading.
The following summarizes how CPUs and byte-addressable memory operate:
Consider the following example a (hypothetical) C struct:
} DMA_Descriptor;
Remark: This is based on an example in the Apple
Cards and Drivers for Power Macintosh Computers,” Appendix A.
A compiler would assign byte offsets as follows: C:0, F:1, L:2, A:4. This assignment is
independent of system endian mode.
Figure 2
Figure 2:
When storing an “n byte” size item from a CPU register to memory at address “A,”
the bytes modified are always the bytes with byte address “A”..”A+n-1.”
In little-endian mode, the byte at address “A” receives the least significant bits of
the multi-byte item.
In big-endian mode, the byte at address “A” receives the most significant bits.
struct {
UInt8C;//"command" byte
UInt8F;//"flags" byte
UInt16L;//"length" 16 bit value
UInt32A;//"address" 32 bit value
and
0
Big-Endian Layout of DMA_Descriptor
C
Figure 3
Rev. 2 — 1 December 2004
1
Section 6.
F
show the two layout views.
Word 1
2
explains the choices that were made for the PNX15xx
L
4
© Koninklijke Philips Electronics N.V. 2002-2003-2004. All rights reserved.
Word 2
publication, ”Designing PCI
PNX15xx Series
Chapter 29: Endian Mode
A
29-4

Related parts for PNX1501E