mc9s12q128 Freescale Semiconductor, Inc, mc9s12q128 Datasheet - Page 202

• Manufacturer Part Number: mc9s12q128
• Description: Hcs12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Chapter 7 Debug Module (DBGV1) Block Description
7.3.2.4
202
Module Base + 0x0024
Starting address location affected by INITRG register setting.
Reset
Field
CNT
TBF
5:0
7
W
R
Trace Buffer Full — The TBF bit indicates that the trace buffer has stored 64 or more words of data since it was
last armed. If this bit is set, then all 64 words will be valid data, regardless of the value in CNT[5:0]. The TBF bit
is cleared when ARM in DBGC1 is written to a 1.
Count Value — The CNT bits indicate the number of valid data words stored in the trace buffer.
the correlation between the CNT bits and the number of valid data words in the trace buffer. When the CNT rolls
over to 0, the TBF bit will be set and incrementing of CNT will continue if DBG is in end-trigger mode. The
DBGCNT register is cleared when ARM in DBGC1 is written to a 1.
TBF
Debug Count Register (DBGCNT)
0
7
= Unimplemented or Reserved
0
0
6
TBF
0
0
0
0
1
1
Figure 7-8. Debug Count Register (DBGCNT)
Table 7-8. DBGCNT Field Descriptions
Table 7-9. CNT Decoding Table
0
5
000000
000001
000010
111110
111111
000000
000001
111111
CNT
..
..
..
..
MC9S12Q128
Rev 1.09
0
4
64 words valid; if BEGIN = 1, the
oldest data has been overwritten
breakpoint will be generated if
Description
ARM bit will be cleared. A
by most recent data
64 words valid,
62 words valid
63 words valid
DBGBRK = 1
No data valid
2 words valid
Description
1 word valid
0
3
..
..
CNT
0
2
Freescale Semiconductor
0
1
Table 7-9
0
0
shows