mc9s12q128 Freescale Semiconductor, Inc, mc9s12q128 Datasheet - Page 458

no-image

mc9s12q128

Manufacturer Part Number
mc9s12q128
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
mc9s12q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
mc9s12q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
mc9s12q128VFAE1H
Quantity:
172
Part Number:
mc9s12q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
Chapter 16 Dual Output Voltage Regulator (VREG3V3V2) Block Description
16.2.3
Signals V
logic. These signals are connected to device pins to allow external decoupling capacitors (100 nF...220 nF,
X7R ceramic).
In Shutdown Mode an external supply at V
16.2.4
Signals V
PLL and oscillator. These signals are connected to device pins to allow external decoupling capacitors
(100 nF...220 nF, X7R ceramic).
In Shutdown Mode an external supply at V
16.2.5
This optional signal is used to shutdown VREG3V3V2. In that case V
be provided externally. Shutdown Mode is entered with V
VREG3V3V2 is either in Full Performance Mode or in Reduced Power Mode.
For the connectivity of V
16.3
This subsection provides a detailed description of all registers accessible in VREG3V3V2.
16.3.1
Figure 16-2
458
DDPLL
DD
Memory Map and Register Definition
Address
0x0000
Offset
V
V
V
Module Memory Map
provides an overview of all used registers.
/V
DD
DDPLL
REGEN
Switching from FPM or RPM to shutdown of VREG3V3V2 and vice versa
is not supported while the MCU is powered.
SS
/V
, V
are the primary outputs of VREG3V3V2 that provide the power supply for the core
SSPLL
SS
, V
— Optional Regulator Enable
— Regulator Output1 (Core Logic)
are the secondary outputs of VREG3V3V2 that provide the power supply for the
SSPLL
REGEN
see device overview chapter.
— Regulator Output2 (PLL)
VREG3V3V2 Control Register (VREGCTRL)
Table 16-2. VREG3V3V2 Memory Map
DD
DDPLL
/V
MC9S12Q128
SS
Rev 1.09
NOTE
/V
Use
can replace the voltage regulator.
SSPLL
REGEN
can replace the voltage regulator.
being low. If V
DD
/V
SS
and V
REGEN
Freescale Semiconductor
DDPLL
is high, the
Access
R/W
/V
SSPLL
must

Related parts for mc9s12q128