mc9s12q128 Freescale Semiconductor, Inc, mc9s12q128 Datasheet - Page 483

no-image

mc9s12q128

Manufacturer Part Number
mc9s12q128
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
mc9s12q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
mc9s12q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
mc9s12q128VFAE1H
Quantity:
172
Part Number:
mc9s12q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
17.4.1.2
The Flash command controller is used to supervise the command write sequence to execute program,
erase, and erase verify algorithms.
Before starting a command write sequence, the ACCERR and PVIOL flags in the FSTAT register must be
clear and the CBEIF flag should be tested to determine the state of the address, data, and command buffers.
If the CBEIF flag is set, indicating the buffers are empty, a new command write sequence can be started.
If the CBEIF flag is clear, indicating the buffers are not available, a new command write sequence will
overwrite the contents of the address, data, and command buffers.
A command write sequence consists of three steps which must be strictly adhered to with writes to the
Flash module not permitted between the steps. However, Flash register and array reads are allowed during
a command write sequence. The basic command write sequence is as follows:
The address written in step 1 will be stored in the FADDR registers and the data will be stored in the
FDATA registers. When the CBEIF flag is cleared in step 3, the CCIF flag is cleared by the Flash command
controller indicating that the command was successfully launched. For all command write sequences, the
CBEIF flag will set after the CCIF flag is cleared indicating that the address, data, and command buffers
are ready for a new command write sequence to begin. A buffered command will wait for the active
operation to be completed before being launched. Once a command is launched, the completion of the
command operation is indicated by the setting of the CCIF flag in the FSTAT register. The CCIF flag will
set upon completion of all active and buffered commands.
Freescale Semiconductor
1. Write to a valid address in the Flash array memory.
2. Write a valid command to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a 1 to CBEIF to launch the command.
Command Write Sequence
MC9S12Q128
Rev 1.09
Chapter 17 32 Kbyte Flash Module (S12FTS32KV1)
483

Related parts for mc9s12q128