PIC18F25J50 MICROCHIP [Microchip Technology], PIC18F25J50 Datasheet - Page 368

no-image

PIC18F25J50

Manufacturer Part Number
PIC18F25J50
Description
28/44-Pin, Low-Power, High-Performance USB Microcontrollers with nanoWatt XLP Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25J50-I/SO
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50-I/SP
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50-I/SS
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50T-I/SO
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50T-I/SS
Manufacturer:
MICROCHIP
Quantity:
1 001
PIC18F46J50 FAMILY
REGISTER 22-5:
DS39931D-page 368
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5-4
bit 3
bit 2
bit 1-0
Note 1:
UOWN
R/W-x
2:
3:
(1)
This bit must be initialized by the user to the desired value prior to enabling the USB module.
This bit is ignored unless DTSEN = 1.
If these bits are set, USB communication may not work. Hence, these bits should always be maintained as ‘0’.
UOWN: USB Own bit
0 = The microcontroller core owns the BD and its corresponding buffer
DTS: Data Toggle Synchronization bit
1 = Data 1 packet
0 = Data 0 packet
Reserved: These bits should always be programmed to ‘0’
DTSEN: Data Toggle Synchronization Enable bit
1 = Data toggle synchronization is enabled; data packets with an incorrect Sync value will be ignored,
0 = No data toggle synchronization is performed
BSTALL: Buffer Stall Enable bit
1 = Buffer stall is enabled; STALL handshake issued if a token is received that would use the BD in
0 = Buffer stall is disabled
BC<9:8>: Byte Count 9 and 8 bits
The byte count bits represent the number of bytes that will be transmitted for an IN token or received
during an OUT token. Together with BC<7:0>, the valid byte counts are 0-1023.
DTS
R/W-x
except for a SETUP transaction, which is accepted even if the data toggle bits do not match
the given location (UOWN bit remains set, BD value is unchanged)
BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER (BD0STAT THROUGH
BD63STAT), CPU MODE (BANKED 4xxh)
(2)
r = Reserved bit
W = Writable bit
‘1’ = Bit is set
R/W-0
r
(3)
(1)
R/W-0
r
(3)
(2)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
DTSEN
R/W-x
(3)
BSTALL
R/W-x
 2011 Microchip Technology Inc.
x = Bit is unknown
R/W-x
BC9
R/W-x
BC8
bit 0

Related parts for PIC18F25J50