HD6413003TF16V Renesas Electronics America, HD6413003TF16V Datasheet - Page 620

• Manufacturer Part Number: HD6413003TF16V
• Description: MCU 5V 0K PB-FREE 112-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of HD6413003TF16V

• Core Size: 16-Bit
• Oscillator Type: Internal
• Core Processor: H8/300H
• Speed: 16MHz
• Connectivity: SCI
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 50
• Program Memory Type: ROMless
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 112-QFP
• No. Of I/o's: 58
• Ram Memory Size: 512Byte
• Cpu Speed: 16MHz
• No. Of Timers: 11
• No. Of Pwm Channels: 4
• Digital Ic Case Style: QFP
• Supply Voltage: RoHS Compliant
• Controller Family/series: H8/300H
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

DTCR0B—Data Transfer Control Register 0B
•
Data transfer master enable
Bit
Initial value
Read/Write
0 Data transfer is disabled
1 Data transfer is enabled
Destination address increment/decrement
Full address mode
DAID
Bit 5
0
1
Transfer mode select
0 Destination is the block area in block transfer mode
1 Source is the block area in block transfer mode
Data transfer select 2B to 0B
DAIDE
DTS2B
Bit 4
Bit 2
0
1
0
1
0
1
DTME
R/W
DTS1B
Increment/Decrement Enable
MARB is held fixed
Incremented:
MARB is held fixed
Decremented:
Bit 1
7
0
0
1
0
1
DTS0B
Bit 0
R/W
0
1
0
1
0
1
0
1
—
6
0
If DTSZ = 0, MARB is incremented by 1 after each transfer
If DTSZ = 1, MARB is incremented by 2 after each transfer
If DTSZ = 0, MARB is decremented by 1 after each transfer
If DTSZ = 1, MARB is decremented by 2 after each transfer
Normal Mode
Auto-request
(burst mode)
Not available
Auto-request
(cycle-steal mode)
Not available
Not available
Not available
Falling edge of
Low level input at
DAID
R/W
5
0
Data Transfer Activation Source
600
DAIDE
R/W
DREQ
4
0
DREQ
TMS
R/W
3
0
Block Transfer Mode
Compare match/input capture
A from ITU channel 0
Compare match/input capture
A from ITU channel 1
Compare match/input capture
A from ITU channel 2
Compare match/input capture
A from ITU channel 3
Not available
Not available
Falling edge of
Not available
H'2F
DTS2B
R/W
2
0
DTS1B
DREQ
R/W
1
0
DTS0B
DMAC0
R/W
0
0