SI4431-A0-FM Silicon Laboratories Inc, SI4431-A0-FM Datasheet - Page 107
![IC TXRX ISM 930MHZ 3.6V 20-QFN](/photos/14/23/142339/si4431-a0-fm_sml.jpg)
SI4431-A0-FM
Manufacturer Part Number
SI4431-A0-FM
Description
IC TXRX ISM 930MHZ 3.6V 20-QFN
Manufacturer
Silicon Laboratories Inc
Specifications of SI4431-A0-FM
Package / Case
20-QFN
Mfg Application Notes
Transitioning SI4430/31 to Rev B
Frequency
240MHz ~ 930MHz
Data Rate - Maximum
128kbps
Modulation Or Protocol
FSK, GFSK, OOK
Power - Output
13dBm
Sensitivity
-118dBm
Voltage - Supply
1.8 V ~ 3.6 V
Current - Receiving
18.5mA
Current - Transmitting
28mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Number Of Receivers
2
Number Of Transmitters
1
Wireless Frequency
240 MHz to 930 MHz
Output Power
13 dBm
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Supply Current
28 mA
Minimum Operating Temperature
- 40 C
Modulation
FSK, GFSK, OOK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Applications
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1633-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI4431-A0-FMR
Manufacturer:
SILICON
Quantity:
3 500
Part Number:
SI4431-A0-FMR
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Register 1Fh. Clock Recovery Gearshift Override
Reset value = 00000011
The gear-shift register controls BCR loop gain. Before the preamble is detected, BCR loop gain is as follows:
Once the preamble is detected, internal state machine automatically shift BCR loop gain to the following:
crfast = 3’b000 and crslow = 3’b101 are recommended for most applications. The value of “crslow” should be
greater than “crfast”.
Name
Type
Bit
5:3
2:0
Bit
7
6
Reserved
crslow[2:0]
crfast[2:0]
Reserved
rxready
R/W
Name
D7
rxready
Reserved.
Improves Receiver Noise Immunity when in Direct Mode.
It is recommended to set this bit after preamble is detected. When in FIFO mode this bit
should be set to “0” since noise immunity is controlled automatically.
Clock Recovery Fast Gearshift Value.
Clock Recovery Slow Gearshift Value.
R/W
D6
D5
BCRLoopGai
BCRLoopGai
Preliminary Rev. 0.4
crfast[2:0]
R/W
D4
n
n
crgain
crgain
2
2
Function
crslow
crfast
D3
D2
crslow[2:0]
R/W
D1
Si4431
D0
107