SI4431-A0-FM Silicon Laboratories Inc, SI4431-A0-FM Datasheet - Page 5

IC TXRX ISM 930MHZ 3.6V 20-QFN

SI4431-A0-FM

Manufacturer Part Number
SI4431-A0-FM
Description
IC TXRX ISM 930MHZ 3.6V 20-QFN
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI4431-A0-FM

Package / Case
20-QFN
Mfg Application Notes
Transitioning SI4430/31 to Rev B
Frequency
240MHz ~ 930MHz
Data Rate - Maximum
128kbps
Modulation Or Protocol
FSK, GFSK, OOK
Power - Output
13dBm
Sensitivity
-118dBm
Voltage - Supply
1.8 V ~ 3.6 V
Current - Receiving
18.5mA
Current - Transmitting
28mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Number Of Receivers
2
Number Of Transmitters
1
Wireless Frequency
240 MHz to 930 MHz
Output Power
13 dBm
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Supply Current
28 mA
Minimum Operating Temperature
- 40 C
Modulation
FSK, GFSK, OOK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Applications
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1633-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4431-A0-FMR
Manufacturer:
SILICON
Quantity:
3 500
Part Number:
SI4431-A0-FMR
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Company:
Part Number:
SI4431-A0-FMR
Quantity:
13 293
Si4431
L
F
I S T OF
IGURES
Figure 1. Si4431 RX/TX Direct-Tie Application Example .......................................................... 17
Figure 2. SPI Timing.................................................................................................................. 19
Figure 3. SPI Timing—READ Mode ..........................................................................................20
Figure 4. SPI Timing—Burst Write Mode .................................................................................. 20
Figure 5. SPI Timing—Burst Read Mode .................................................................................. 20
Figure 6. State Machine Diagram.............................................................................................. 21
Figure 7. TX Timing................................................................................................................... 25
Figure 8. RX Timing .................................................................................................................. 26
Figure 9. Frequency Deviation .................................................................................................. 30
Figure 10. Sensitivity at 1% PER vs. Carrier Frequency Offset ................................................31
Figure 11. FSK vs GFSK Spectrums......................................................................................... 34
Figure 12. Direct Synchronous Mode Example......................................................................... 36
Figure 13. Direct Asynchronous Mode Example ....................................................................... 36
Figure 14. FIFO Mode Example ................................................................................................ 37
Figure 15. PLL Synthesizer Block Diagram............................................................................... 39
Figure 16. FIFO Thresholds ...................................................................................................... 42
Figure 17. Packet Structure....................................................................................................... 43
Figure 18. Multiple Packets in TX Packet Handler .................................................................... 44
Figure 19. Required RX Packet Structure with Packet Handler Disabled ................................. 44
Figure 20. Multiple Packets in RX Packet Handler.................................................................... 44
Figure 21. Multiple Packets in RX with CRC or Header Error ................................................... 45
Figure 22. Operation of Data Whitening, Manchester Encoding, and CRC .............................. 47
Figure 23. POR Glitch Parameters............................................................................................ 55
Figure 24. General Purpose ADC Architecture ......................................................................... 57
Figure 25. ADC Differential Input Example—Bridge Sensor ..................................................... 58
Figure 26. ADC Differential Input Offset for Sensor Offset Coarse Compensation................... 59
Figure 27. Temperature Ranges using ADC8 ........................................................................... 61
Figure 28. WUT Interrupt and WUT Operation.......................................................................... 64
Figure 29. Low Duty Cycle Mode .............................................................................................. 65
Figure 30. RSSI Value vs. Input Power..................................................................................... 68
Figure 31. Split RF I/Os with Separated TX and RX Connectors—Schematic ......................... 69
Figure 32. Split RF I/Os with Separated TX and RX Connectors—Top .................................... 71
Figure 33. Split RF I/Os with Separated TX and RX Connectors—Top Silkscreen .................. 71
Figure 34. Split RF I/Os with Separated TX and RX Connectors—Bottom............................... 72
Figure 35. Sensitivity vs. Data Rate ..........................................................................................73
Figure 36. Receiver Selectivity.................................................................................................. 74
Figure 37. TX Modulation (40 kbps, 20 kHz Deviation)............................................................. 75
Figure 38. TX Unmodulated Spectrum (917 MHz) .................................................................... 75
Figure 39. TX Modulated Spectrum (917 MHz, 40 kbps, 20 kHz Deviation, GFSK) ................. 76
Figure 40. Synthesizer Settling Time for 1 MHz Jump Settled within 10 kHz ........................... 76
Figure 41. Synthesizer Phase Noise (VCOCURR = 11) ........................................................... 77
Figure 42. RX LNA Matching..................................................................................................... 79
Figure 43. TX Matching and Filtering for Different Bands ......................................................... 79
Preliminary Rev. 0.4
5

Related parts for SI4431-A0-FM