IPR-HPMCII Altera, IPR-HPMCII Datasheet - Page 60
![IP CORE Renewal Of IP-HPMCII](/photos/24/19/241941/4696148_sml.jpg)
IPR-HPMCII
Manufacturer Part Number
IPR-HPMCII
Description
IP CORE Renewal Of IP-HPMCII
Manufacturer
Altera
Datasheet
1.IP-HPMCII.pdf
(176 pages)
Specifications of IPR-HPMCII
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GX, HardCopy III, Stratix III, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 60 of 176
- Download datasheet (4Mb)
5–8
External Memory Interface Handbook Volume 3
Section II. DDR3 SDRAM Controller with ALTMEMPHY IP User Guide
1
■
■
■
Bank 0 is written to for the block training pattern and clock cycle calibration (DQ_1T
and AC_1T). Bank 1 is written to for write deskew (DQ). Bank 2 is written to for write
deskew (DM). For each bank, only row 0 is accessed. The number of columns accessed
can vary, but you should avoid writing to all columns in these banks and row 0.
The calibration process for the DDR3 SDRAM PHY with leveling includes the
following steps:
■
■
■
■
■
■
■
No steps can be bypassed. Therefore, even if you are using only one DDR3 SDRAM
DIMM, all the calibration sequences are performed.
The calibration assumes that the skew for all the DQS launch times is one clock period
maximum.
The VT tracking portion of the DDR3 SDRAM sequencer is similar to that of the DDR
or DDR2 SDRAM sequencer.
Banks 0, 1, and 2
Row 0
All columns
“Step 1: Memory Device Initialization”
“Step 2: Write Leveling”
“Step 3: Write Training Patterns”
“Step 4: Read Resynchronization”
“Step 5: Address and Command Path Clock Cycle”
“Step 7: Write Clock Path Setup”
“Step 8: Prepare for User Mode”
Chapter 5: Functional Description—ALTMEMPHY
December 2010 Altera Corporation
Block Description
Related parts for IPR-HPMCII
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
![IPR-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
![IPR-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
![IPR-ASI](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
![IPR-CIC](/photos/24/19/241937/4696151_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
![IPR-CRC](/photos/24/19/241938/4696144_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
![IPR-ED8B10B](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: