TMP91xy40FG Toshiba, TMP91xy40FG Datasheet - Page 102

no-image

TMP91xy40FG

Manufacturer Part Number
TMP91xy40FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy40FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
M/F
Rom Combinations
128
Ram Combinations
4
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
4
I2c/sio Bus Channels
-
(s)dram Controller
-
Adc 10-bit Channel
4
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
3
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
-
Dual Clock
Y
Number Of I/o Ports
61
Power Supply Voltage(v)
2.2 to 3.6
(5) 16-bit programmable pulse generation (PPG) mode (TC5 + TC6)
PWREG6) value is detected, the timer flip-flop 6 (F/F6) is toggled. The counter then
continues counting up. When a match between the counter value and the timer register
(TTREG5, TTREG6) value is detected, the timer F/F6 is toggled again, the counter is
cleared, and an INTTMR6 interrupt is generated. A reset clears the timer F/F6 to 0.
The timer F/F6 value can be set in TC6CR1<TFF6>, enabling generation of either
high-going or low-going pulses. The timer registers must be set in the order of lower
byte and upper byte (i.e. TTREG5 → TTREG6、PWREG5 → PWREG6). (It is also
possible to change only the lower or upper byte of the timer register.)
Note 1:
Note 2:
Note 3:
are cascaded to function as a 16-bit timer.
In the 16-bit programmable pulse generation (PPG) mode, the timer/counters 5 and 6
When a match between the counter value and the timer register (PWREG5,
In the PPG mode, do not change the PWREGi and TTREGi register values while the timer is running. In
this mode, the PWREGi and TTREGi do not have a shift register and the value set to the PWREGi and
TTREGi is reflected immediately after the write operation. Therefore, if the PWREGi or TTREGi value is
changed while the timer is running, unexpected operation may result.
When the timer is stopped during PPG output, the TC6OUT pin retains its current output state. After the
timer stops, the TC6OUT pin state can be changed to a desired level by using TC6CR1<TFF6>. Be
careful not to set TC6CR1<TFF6> at the same time as stopping the timer.
(For example, the TC6OUT pin should be fixed to high level when the timer is not running.)
i = 5, 6
RES
RES
3, (TC6CR1)
7, (TC6CR1)
91CW40-100
: Stop the timer & clear the counter.
: <TFF6>=0 (Drive TC6OUT pin high)
TMP91CW40
2008-09-19

Related parts for TMP91xy40FG