mcf5282 Freescale Semiconductor, Inc, mcf5282 Datasheet - Page 362

no-image

mcf5282

Manufacturer Part Number
mcf5282
Description
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282
Manufacturer:
MOTOLOLA
Quantity:
648
Part Number:
mcf5282CVF66
Manufacturer:
FREESCAL
Quantity:
600
Part Number:
mcf5282CVF66
Manufacturer:
FREESCALE
Quantity:
2
Part Number:
mcf5282CVF66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
mcf5282CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5282CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5282CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5282CVF80
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
mcf5282CVF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5282CVF80J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
mcf5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
mcf5282CVM80
Quantity:
4
Programmable Interrupt Timers (PIT0–PIT3)
In wait mode, the PIT module continues to operate as in run mode and can be configured to exit the
low-power mode by generating an interrupt request. In doze mode with the PCSRn[DOZE] bit set, PIT
module operation stops. In doze mode with the PCSRn[DOZE] bit cleared, doze mode does not affect PIT
operation. When doze mode is exited, PIT continues operating in the state it was in prior to doze mode. In
stop mode, the internal bus clock is absent and PIT module operation stops.
In debug mode with the PCSRn[DBG] bit set, PIT module operation stops. In debug mode with the
PCSRn[DBG] bit cleared, debug mode does not affect PIT operation. When debug mode is exited, the PIT
continues to operate in its pre-debug mode state, but any updates made in debug mode remain.
19.2
This section contains a memory map (see
19-2
IPSBAR Offset
0x15_0000
0x16_0000
0x17_0000
0x18_0000
0x15_0002
0x16_0002
0x17_0002
0x18_0002
PIT 0
PIT 1
PIT 2
PIT 3
Low-power Mode
Memory Map/Register Definition
Debug
Doze
The low-power interrupt control register (LPICR) in the system control
module specifies the interrupt level at or above which the device can be
brought out of a low-power mode.
Wait
Stop
PIT Control and Status Register (PCSRn)
PIT Modulus Register (PMRn)
Table 19-2. Programmable Interrupt Timer Modules Memory Map
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3
Table 19-1. PIT Module Operation in Low-power Modes
Normal if PCSRn[DOZE] cleared,
Normal if PCSRn[DBG] cleared,
Register
stopped otherwise
stopped otherwise
Supervisor Access Only Registers
PIT Operation
Stopped
Normal
Table
19-2) and describes the register structure for PIT0–PIT3.
NOTE
N/A
Any interrupt at or above level in LPICR, exit doze
No
No. Any interrupt is serviced upon normal exit
mode if PCSRn[DOZE] is set. Otherwise
interrupt assertion has no effect.
from debug mode
Width
(bits)
16
16
2
Access
R/W
R/W
Mode Exit
1
Reset Value
0xFFFF
0x0000
Freescale Semiconductor
Section/Page
19.2.1/19-3
19.2.2/19-5

Related parts for mcf5282