HD6433682 ETC, HD6433682 Datasheet - Page 113

no-image

HD6433682

Manufacturer Part Number
HD6433682
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
Manufacturer
ETC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6433682A45HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6433682C74HV
Manufacturer:
HITACHI/日立
Quantity:
20 000
Table 6.3
Function
System clock oscillator
Subclock oscillator
CPU
operations
RAM
IO ports
External
interrupts
Peripheral
functions
Note:
6.2.1
In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the clock
frequency set by the MA2, MA1, and MA0 bits in SYSCR2. CPU register contents are retained.
When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts.
Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the
requested interrupt is disabled in the interrupt enable register. After sleep mode is cleared, a
transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to
subactive mode when the bit is 1.
*
Registers can be read or written in subactive mode.
Sleep Mode
Instructions
Registers
IRQ3 to IRQ0
WKP5 to WKP0 Functioning
RTC
Timer V
Watchdog timer Functioning
SCI3, SCI3_2
IIC2
Timer B1
Timer Z
A/D converter
Internal State in Each Operating Mode
Functioning
Functioning
Functioning
Functioning
Functioning
Active Mode
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Sleep Mode
Functioning
Functioning
Halted
Retained
Retained
Retained
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Subactive
Mode
Halted
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning
Functioning if the timekeeping time-base
function is selected, and retained if not selected
Reset
Retained (functioning if the internal oscillator is
selected as a count clock*)
Reset
Retained*
Retained*
Retained (the counter increments according to
subclocks if the internal clock ( ) is selected as a
count clock*)
Reset
Rev. 3.00, 05/03, page 83 of 472
Halted
Functioning
Halted
Retained
Retained
Retained
Functioning
Functioning
Reset
Reset
Reset
Subsleep
Mode
Retained
Retained
Standby Mode
Halted
Functioning
Halted
Retained
Retained
Register
contents are
retained, but
output is the
high-impedance
state.
Functioning
Functioning
Reset
Reset
Retained
Retained
Reset

Related parts for HD6433682