HD6433682 ETC, HD6433682 Datasheet - Page 256

• Manufacturer Part Number: HD6433682
• Description: Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
• Manufacturer: ETC

13.5
There are three kinds of timer Z interrupt sources; input capture/compare match, overflow, and
underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while
the corresponding interrupt enable bit is set to 1.
13.5.1
1.
Rev. 3.00, 05/03, page 226 of 472
TCNT input clock
Compare match
signal
IMF Flag Set Timing: The IMF flag is set to 1 by the compare match signal that is generated
when the GR matches with the TCNT. The compare match signal is generated at the last state
of matching (timing to update the counter value when the GR and TCNT match). Therefore,
when the TCNT and GR matches, the compare match signal will not be generated until the
TCNT input clock is generated. Figure 13.48 shows the timing to set the IMF flag.
TCNT
ITMZ
GR
IMF
Interrupts
Status Flag Set Timing
Figure 13.48 IMF Flag Set Timing when Compare Match Occurs
N
N
N+1