S912XET256J2VAGR Freescale Semiconductor, S912XET256J2VAGR Datasheet - Page 1015

no-image

S912XET256J2VAGR

Manufacturer Part Number
S912XET256J2VAGR
Description
16-bit Microcontrollers - MCU Watchdog OSC/Timer -40 C to + 105 C HCS12X MCU SPI
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XET256J2VAGR

Core
HCS12X
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
256 KB
Data Ram Size
16 KB
On-chip Adc
Yes
Package / Case
LQFP
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
24
Interface Type
CAN, SCI, SPI
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
119
Number Of Timers
25
Program Memory Type
Flash
Supply Voltage - Max
1.98 V, 2.9 V, 5.5 V
Supply Voltage - Min
1.72 V, 2.7 V, 3.13 V
Chapter 27
512 KByte Flash Module (S12XFTM512K3V1)
Freescale Semiconductor
Revision
Number
V01.09
V01.10
V01.11
14 Nov 2007
19 Dec 2007
25 Sep 2009
Revision
Date
27.5.2/27-1075
27.4.2/27-1051
27.4.2/27-1051
27.3.2/27-1025
27.1/27-1016
27.4.2.12/27-
27.4.2.12/27-
27.4.2.12/27-
27.4.2.20/27-
27.6/27-1075
27.4.2.8/27-
27.3.2.1/27-
27.4.2.4/27-
27.4.2.7/27-
27.3.2.1/27-
27.4.1.2/27-
Sections
Affected
1057
1027
1054
1056
1060
1060
1060
1069
1027
1046
MC9S12XE-Family Reference Manual Rev. 1.25
Table 27-1. Revision History
- Changed terminology from ‘word program’ to “Program P-Flash’ in the BDM
unsecuring description,
- Added requirement that user not write any Flash module register during
execution of commands ‘Erase All Blocks’,
Flash’,
- Added statement that security is released upon successful completion of
command ‘Erase All Blocks’,
- Corrected Error Handling table for Full Partition D-Flash, Partition D-Flash,
and EEPROM Emulation Query commands
- Clarify single bit fault correction for P-Flash phrase
- Expand FDIV vs OSCCLK Frequency table
- Add statement concerning code runaway when executing Read Once
command from Flash block containing associated fields
- Add statement concerning code runaway when executing Program Once
command from Flash block containing associated fields
- Add statement concerning code runaway when executing Verify Backdoor
Access Key command from Flash block containing associated fields
- Relate Key 0 to associated Backdoor Comparison Key address
- Change “power down reset” to “reset”
- Add ACCERR condition for Disable EEPROM Emulation command
The following changes were made to clarify module behavior related to Flash
register access during reset sequence and while Flash commands are active:
- Add caution concerning register writes while command is active
- Writes to FCLKDIV are allowed during reset sequence while CCIF is clear
- Add caution concerning register writes while command is active
- Writes to FCCOBIX, FCCOBHI, FCCOBLO registers are ignored during
reset sequence
Section 27.4.2.11
Section 27.5.2
Description of Changes
Section 27.4.2.8
Section
27.4.2.8, and ‘Unsecure
1015

Related parts for S912XET256J2VAGR