AT32UC3C1512C Automotive Atmel Corporation, AT32UC3C1512C Automotive Datasheet - Page 164

• Manufacturer Part Number: AT32UC3C1512C Automotive
• Manufacturer: Atmel Corporation

Figure 10-4. Window Mode WDT Timing Diagram
Figure 10-5. Window Mode WDT Timing Diagram, clearing within T
9166C–AVR-08/11
C L R .W D T C L R
W a tc h d o g re s e t
C L R .W D T C L R
W a tch d o g re s e t
t= t
t= t
W rite o n e to
W rite o n e to
0
0
The PSEL and Time Ban Prescale Select (TBAN) fields in the CTRL Register selects the WDT
timeout period
where T
bit is not allowed. Doing so will result in a watchdog reset, the device will receive a reset and the
code will start executing form the boot vector, see
will be cleared.
Writing a one to the CLR.WDTCLR bit within the T
counter starts counting from zero (t=t
If the value in the CTRL Register is changed, the WDT counter will be cleared without a watch-
dog reset, regardless of if the value in the WDT counter and the TBAN value.
If the WDT counter reaches T
and the code will start executing form the boot vector.
T
T
tb a n
tb a n
T
timeout
tban
sets the time period when clearing the WDT counter by writing to the CLR.WDTCLR
= T
tban
+ T
psel
= (2
timeout
(TBAN+1)
, the counter will be cleared, the device will receive a reset
0
), entering T
+ 2
(PSEL+1)
tban
, resulting in watchdog reset.
T
T
p s e l
) / f
p s e l
tban
psel
Figure 10-5 on page
clk_cnt
, see
period will clear the WDT counter and the
Figure 10-4 on page
164. The WDT counter
AT32UC3C
T im e o u t
T im e o u t
164.
164