HFIXF1110CC.B3-998844 Cortina Systems Inc, HFIXF1110CC.B3-998844 Datasheet - Page 122

• Manufacturer Part Number: HFIXF1110CC.B3-998844
• Description: IC ETHERNET MAC 10PORT 552-CBGA
• Manufacturer: Cortina Systems Inc

Specifications of HFIXF1110CC.B3-998844

• Controller Type: Ethernet Controller, MAC
• Interface: SPI-4.2
• Voltage - Supply: 1.8 V, 2.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 575-BCBGA Exposed Pad (552 Bumps)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 1008-1010

IXF1110 MAC
Datasheet
250210, Revision 11.0
13 April 2009
Table 55
Table 56
Cortina Systems
RX Block Register Map (Sheet 2 of 2)
TX Block Register Map (Sheet 1 of 2)
®
RX FIFO Low Watermark Port 6
RX FIFO Low Watermark Port 7
RX FIFO Low Watermark Port 8
RX FIFO Low Watermark Port 9
RX FIFO Number of Frames Removed on Port 0
RX FIFO Number of Frames Removed on Port 1
RX FIFO Number of Frames Removed on Port 2
RX FIFO Number of Frames Removed on Port 3
RX FIFO Number of Frames Removed on Port 4
RX FIFO Number of Frames Removed on Port 5
RX FIFO Number of Frames Removed on Port 6
RXFIFO Number of Frames Removed on Port 7
RX FIFO Number of Frames Removed on Port 8
RX FIFO Number of Frames Removed on Port 9
RX FIFO Port Reset ($ 0x59E)
RX FIFO Errored Frame Drop Enable ($ 0x59F)
RX FIFO Overflow Event ($ 0x5A0)
1. R = Read Only; CoR = Clear on Read; W = Write; R/W = Read/Write
TX FIFO High Watermark Port 0
TX FIFO High Watermark Port 1
TX FIFO High Watermark Port 2
TX FIFO High Watermark Port 3
TX FIFO High Watermark Port 4
TX FIFO High Watermark Port 5
TX FIFO High Watermark Port 6
TX FIFO High Watermark Port 7
TX FIFO High Watermark Port 8
TX FIFO High Watermark Port 9
TX FIFO Low Watermark Port 0
TX FIFO Low Watermark Port 1
TX FIFO Low Watermark Port 2
TX FIFO Low Watermark Port 3
1. R = Read Only; CoR = Clear on Read; W = Write; R/W = Read/Write
IXF1110 10-Port 1000 Mbps Ethernet Media Access Controller
Register
Register
RX Block Registers
Bit Size
Bit Size
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Mode
Mode
R/W
R/W
R/W
R/W
CoR
CoR
CoR
CoR
CoR
CoR
CoR
CoR
CoR
CoR
R/W
R/W
CoR
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
page 146
page 146
page 146
page 146
page 147
page 147
page 147
page 147
page 147
page 147
page 147
page 147
page 147
page 147
page 149
page 150
page 152
page 153
page 153
page 153
page 153
page 153
page 153
page 153
page 153
page 153
page 153
page 153
page 155
page 155
page 155
Page
Page
Ref
Ref
8.5 Memory Map
Address
Address
0x59A
0x59B
0x59C
0x59D
0x59E
0x5A0
0x60A
0x60B
0x60C
0x60D
0x590
0x591
0x592
0x593
0x594
0x595
0x596
0x597
0x598
0x599
0x59F
0x600
0x601
0x602
0x603
0x604
0x605
0x606
0x607
0x608
0x609
Page 122