HFIXF1110CC.B3-998844 Cortina Systems Inc, HFIXF1110CC.B3-998844 Datasheet - Page 95

• Manufacturer Part Number: HFIXF1110CC.B3-998844
• Description: IC ETHERNET MAC 10PORT 552-CBGA
• Manufacturer: Cortina Systems Inc

Specifications of HFIXF1110CC.B3-998844

• Controller Type: Ethernet Controller, MAC
• Interface: SPI-4.2
• Voltage - Supply: 1.8 V, 2.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 575-BCBGA Exposed Pad (552 Bumps)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 1008-1010

IXF1110 MAC
Datasheet
250210, Revision 11.0
13 April 2009
6.3.1.2
Note:
6.3.1.3
Note:
Cortina Systems
The MAC transfer threshold operates on a per packet basis. Once the number of bytes of a
packet received in the TX FIFO exceeds the MAC transfer threshold, it will start to be
transmitted to the MAC. If the MAC transfer is greater than the packet size, the packet is
sent to the MAC once an EOP is received.
The MAC transfer threshold should be set below the
($ 0x600 - 0x609), on page
high watermark, the TX FIFO high watermark will act as the MAC transfer threshold. Data is
transmitted out of the TX FIFO to the MAC when the TX FIFO high watermark is reached.
TX FIFO Relation to the SPI4-2 Transmit FIFO Status (TSTAT)
The amount of data in the TX FIFO dictates the FIFO status sent to the NPU on the TSTAT
bus. The following lists how the FIFO status is determined from the TX FIFO High and Low
Watermarks.
SATISFIED: The status given for a port when the amount of data in the per port TX FIFO is
greater than the programmed
page
HUNGRY: The status given for a port when the amount of data in the per port TX FIFO is
between the programmed
page 153
STARVING: The status given for a port when the amount of data in the per port TX FIFO is
below the programmed value in
page
The user must ensure the TX FIFO High and Low Watermarks are programmed correctly to
ensure no underrrun or overflow occur. Failure to do this may result in packet loss.
TX FIFO Drain
The IXF1110 MAC can allow the SPI4-2 NPU or ASIC to dump data to the IXF1110 MAC
while the link is down. This allows the NPU or ASIC to empty its FIFOs, if necessary.
The IXF1110 MAC operates in the following manner under normal operating conditions:
The IXF1110 MAC operates in the following the manner when the TX FIFO drain is enabled:
The TX FIFO drain is enabled using the
®
• The IXF1110 MAC supports IEEE 802.3 fiber auto-negotiation, including forced mode.
• The SPI4-2 FIFO status bus indicates STARVING for the given port. This tells the NPU
IXF1110 10-Port 1000 Mbps Ethernet Media Access Controller
In auto-negotiation mode (Setting bit 5 to 1 (AN_enable) of the Diverse Config Register
($ Port_Index + 0x18)), when the MAC detects that the link is down for a given port (Bit
20 = 0 (RX Sync) of the RX Config Word Register ($ Port_Index + 0x16)) the TX FIFO is
automatically reset. This will result in the SPI-4.2 interface TX FIFO Status bus
indicating Satisfied. This tells the NPU or ASIC that no data can be passed across the
SPI-4.2.
In forced mode (Setting bit 5 to 0 (AN_enable) of the Diverse Config Register ($
Port_Index + 0x18)), when the MAC detects that the link is down for a given port (Bit 20
= 0 (RX Sync) of the RX Config Word Register ($ Port_Index + 0x16)) the TX FIFO is
not automatically reset. The result is that the SPI-4.2 interface TX FIFO Status bus
continues to report the available data space in the TX FIFO as defined by the TX FIFO
High and TX FIFO Low watermarks: Satisfied, Hungry, or Starving.
or ASIC that it can pass data to the IXF1110 MAC for that port, regardless of the link
status, and all data sent to that port will be discarded.
153.
155.
and the
TX FIFO Low Watermark Ports 0 to 9 ($ 0x60A - 0x613), on page
TX FIFO High Watermark Ports 0 to 9 ($ 0x600 - 0x609), on
153. If the MAC transfer threshold is set above the TX FIFO
TX FIFO High Watermark Ports 0 to 9 ($ 0x600 - 0x609), on
TX FIFO Low Watermark Ports 0 to 9 ($ 0x60A - 0x613), on
TX FIFO Drain ($0x620), on page
TX FIFO High Watermark Ports 0 to 9
6.3 TX FIFO and RX FIFO Operation
160.
Page 95
155.