S9S12HZ128J3VAL Freescale Semiconductor, S9S12HZ128J3VAL Datasheet - Page 231

IC MCU FLASH 112-LQFP

S9S12HZ128J3VAL

Manufacturer Part Number
S9S12HZ128J3VAL
Description
IC MCU FLASH 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12HZ128J3VAL

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, I²C, SCI, SPI
Peripherals
LCD, Motor control PWM, POR, PWM, WDT
Number Of I /o
91
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.75 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
112-LQFP
Processor Series
S12HY
Core
HCS12X
Data Bus Width
16 bit
Data Ram Size
6 KB
Interface Type
CAN, I2C, SCI, SPI
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
85
Number Of Timers
1
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12HZ128J3VAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12HZ128J3VAL
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S12HZ128J3VAL(MC9S12HZ128VAL
Manufacturer:
FREESCALE
Quantity:
20 000
7.3.2.14
The data port associated with the ATD is input-only. The port pins are shared with the analog A/D inputs
AN[15:8].
Read: Anytime
Write: Anytime, no effect
The A/D input channels may be used for general-purpose digital input.
Freescale Semiconductor
Function
PTAD[15:8]
Reset
Field
Pin
7:0
W
R
PTAD15
AN15
Port Data Register 0 (PORTAD0)
1
7
A/D Channel x (ANx) Digital Input Bits— If the digital input buffer on the ANx pin is enabled (IENx = 1) or
channel x is enabled as external trigger (ETRIGE = 1, ETRIGCH[3-0] = x, ETRIGSEL = 0) read returns the
logic level on ANx pin (signal potentials not meeting V
If the digital input buffers are disabled (IENx = 0) and channel x is not enabled as external trigger, read returns
a “1”.
Reset sets all PORTAD0 bits to “1”.
= Unimplemented or Reserved
PTAD14
AN14
1
6
Figure 7-16. Port Data Register 0 (PORTAD0)
Table 7-25. PORTAD0 Field Descriptions
PTAD13
AN13
MC9S12HZ256 Data Sheet, Rev. 2.05
1
5
PTAD12
AN12
1
4
Description
IL
PTAD11
or V
AN11
Chapter 7 Analog-to-Digital Converter (ATD10B16CV4)
1
3
IH
specifications will have an indeterminate value)).
PTAD10
AN10
1
2
PTAD9
AN9
1
1
PTAD8
AN8
1
0
231

Related parts for S9S12HZ128J3VAL