S9S12HZ128J3VAL Freescale Semiconductor, S9S12HZ128J3VAL Datasheet - Page 82

• Manufacturer Part Number: S9S12HZ128J3VAL
• Description: IC MCU FLASH 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12HZ128J3VAL

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: CAN, EBI/EMI, I²C, SCI, SPI
• Peripherals: LCD, Motor control PWM, POR, PWM, WDT
• Number Of I /o: 91
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 2.75 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 112-LQFP
• Processor Series: S12HY
• Core: HCS12X
• Data Bus Width: 16 bit
• Data Ram Size: 6 KB
• Interface Type: CAN, I2C, SCI, SPI
• Maximum Clock Frequency: 50 MHz
• Number Of Programmable I/os: 85
• Number Of Timers: 1
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 2 256 Kbyte Flash Module (FTS256K2V1)
2.4.1.3.1
The erase verify operation is used to confirm that a Flash block is erased. After launching the erase verify
command, the CCIF flag in the FSTAT register will set after the operation has completed unless a second
command has been buffered. The number of bus cycles required to execute the erase verify operation is
equal to the number of addresses in the Flash block plus 12 bus cycles as measured from the time the
CBEIF flag is cleared until the CCIF flag is set. The result of the erase verify operation is reflected in the
state of the BLANK flag in the FSTAT register. If the BLANK flag is set in the FSTAT register, the Flash
memory is erased.
82
Erase Verify Command
Clock Register
Loaded
Check
Access
Error Check
Bit Polling for
Command
Completion Check
Read: Register FCLKDIV
Figure 2-23. Example Erase Verify Command Flow
1.
2.
3.
Bit FDIVLD set?
yes
Write: Flash Block Address
and Dummy Data
Erase Verify Command 0x05
Write: Register FSTAT
Clear bit CBEIF 0x80
Write: Register FCMD
MC9S12HZ256 Data Sheet, Rev. 2.05
Read: Register FSTAT
ACCERR
no
yes
yes
BLANK
Set?
Write: Register FCLKDIV
Bit
CCIF
Set?
Set?
EXIT
Bit
Bit
no
yes
no
no
NOTE: command write sequence
aborted by writing 0x00 to
FSTAT register.
NOTE: command write sequence
aborted by writing 0x00 to
FSTAT register.
Write: Register FSTAT
Clear bit ACCERR 0x10
Flash Block Not Erased;
Mass Erase Flash Block
Read: Register FSTAT
Freescale Semiconductor