MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 55

• Manufacturer Part Number: MPC8533EVTARJ
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTARJ

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.067GHz
• Voltage: 1V
• Mounting Type: Surface Mount
• Package / Case: 783-FCPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Figure
Number
14-51
14-52
14-53
14-54
14-55
14-56
14-57
14-58
14-59
14-60
14-61
14-62
14-63
14-64
14-65
14-66
14-67
14-68
14-69
14-70
14-71
14-72
14-73
14-74
14-75
14-76
14-77
14-78
14-79
14-80
14-81
14-82
14-83
14-84
14-85
14-86
14-87
14-88
14-89
14-90
15-1
Freescale Semiconductor
UPM Read Access Data Sampling...................................................................................... 14-71
Single-Beat Read Access to FPM DRAM .......................................................................... 14-74
Single-Beat Write Access to FPM DRAM ......................................................................... 14-75
SDRAM MODE-SET Command........................................................................................ 14-57
SDRAM Bank-Staggered Auto-Refresh Timing ................................................................ 14-58
User-Programmable Machine Functional Block Diagram.................................................. 14-59
RAM Array Indexing .......................................................................................................... 14-60
Memory Refresh Timer Request Block Diagram ............................................................... 14-61
UPM Clock Scheme............................................................................................................ 14-64
RAM Array and Signal Generation .................................................................................... 14-64
RAM Word Field Descriptions ........................................................................................... 14-65
LCSn Signal Selection ........................................................................................................ 14-68
LBS Signal Selection .......................................................................................................... 14-68
Effect of LUPWAIT Signal ................................................................................................. 14-72
Burst Read Access to FPM DRAM Using LOOP (Two Beats Shown).............................. 14-76
Refresh Cycle (CBR) to FPM DRAM ................................................................................ 14-77
Exception Cycle .................................................................................................................. 14-78
Multiplexed Address/Data Bus ........................................................................................... 14-79
Local Bus Peripheral Hierarchy.......................................................................................... 14-80
Local Bus Peripheral Hierarchy for Very High Bus Speeds ............................................... 14-81
GPCM Address Timings ..................................................................................................... 14-81
GPCM Data Timings........................................................................................................... 14-82
Interface to Different Port-Size Devices ............................................................................. 14-84
128-Mbyte SDRAM Diagram............................................................................................. 14-88
SDRAM Power-Down Timing............................................................................................ 14-92
SDRAM Self-Refresh Mode Timing .................................................................................. 14-93
Local Bus PLL Operation ................................................................................................... 14-95
Parity Support for SDRAM................................................................................................. 14-96
Interface to ZBT SRAM ..................................................................................................... 14-97
MSC8101 HDI16 Peripheral Registers............................................................................... 14-99
Interface to MSC8101 HDI16........................................................................................... 14-100
Interface to MSC8102 DSI in Asynchronous Mode ......................................................... 14-103
Asynchronous Write to MSC8102 DSI............................................................................. 14-104
Asynchronous Read from MSC8102 DSI......................................................................... 14-105
Interface to MSC8102 DSI in Synchronous Mode ........................................................... 14-106
UPM Synchronization Cycle ............................................................................................ 14-107
Synchronous Single Write to MSC8102 DSI.................................................................... 14-108
Synchronous Single Read from MSC8102 DSI................................................................ 14-109
Synchronous Burst Write to MSC8102 DSI ..................................................................... 14-110
Synchronous Burst Read from MSC8102 DSI ..................................................................14-111
eTSEC Block Diagram.......................................................................................................... 15-2
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Figures
Title
Number
Page
lv