s3c4510b Samsung Semiconductor, Inc., s3c4510b Datasheet - Page 300

• Manufacturer Part Number: s3c4510b
• Description: 16/32-bit Risc Microcontroller
• Manufacturer: Samsung Semiconductor, Inc.

HDLC CONTROLLERS
S3C4510B
HDLC TRANSMITTER OPERATION
The HTxFIFO register cannot be pre-loaded when the transmitter is disabled. After the HDLC Tx is enabled, the
flag or mark idle control bit (TxFLAG in HCON) is used to select either the mark idle state (inactive idle) or the
flag 'time fill' (active idle) state. This active or inactive idle state will continue until data is loaded into the
HTxFIFO.
The content of the HPRMB register can be sent out by setting the TxPRMB in HCON for the remote DPLL before
the data is loaded into the HTxFIFO. The length of preamble to be transmitted is determined by TxPL bits in
HMODE.
The availability of data in the HTxFIFO is indicated by the HTxFIFO available bit (TxFA in HSTAT) under the
control of the 4-word transfer mode bit (Tx4WD in HCON).
When you select 1-word transfer mode (not 4-word select mode), one word can be loaded into the HTxFIFO
(assuming the TxFA bit is set to '1'). When you select 4-word transfer mode, four successive words can be
transferred to the FIFO if the TxFA bit is set to '1'.
The nCTS (clear-to-send) input, nRTS (request-to-send), and nDCD (data-carrier-detect) are provided for a
modem or other hardware peripheral interface.
In auto enable mode, nDCD becomes the receiver enable. However, the receiver enable bit must be set before
the nDCD pin is used in this manner.
The TxFC status bit(in HSTAT) can cause an interrupt to be generated upon frame completion (This bit is set
when there is no data in HTxFIFO and when the closing flag or an abort is transmitted).
8-14