YLCDRSK2378 Renesas Electronics America, YLCDRSK2378 Datasheet - Page 411

• Manufacturer Part Number: YLCDRSK2378
• Description: KIT DEV EVAL H8S/2378 LCD
• Manufacturer: Renesas Electronics America
• Series: H8®r

Specifications of YLCDRSK2378

• Main Purpose: Displays, LCD Controller
• Embedded: Yes, MCU, 16-Bit
• Utilized Ic / Part: YLCDRSK2378
• Primary Attributes: 5.7" QVGA, Touch Screen
• Secondary Attributes: Source Code on CD, Debugging Requires Emulator Cable E10A USB/JTAG
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

A byte or word transfer is performed for a single transfer request, and after the transfer, the bus is
released. While the bus is released, one or more bus cycles are executed by the CPU or DTC.
In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state DMA dead
cycle is inserted after the DMA write cycle.
DREQ Pin Falling Edge Activation Timing: Set the DTA bit in DMABCRH to 1 for the channel
for which the DREQ pin is selected.
Figure 7.30 shows an example of single address mode transfer activated by the DREQ pin falling
edge.
Address bus
DACK
TEND
HWR
LWR
φ
Figure 7.29 Example of Single Address Mode Transfer (Word Write)
release
Bus
DMA write
release
Bus
DMA write
Rev.7.00 Mar. 18, 2009 page 343 of 1136
release
Bus
Section 7 DMA Controller (DMAC)
Last transfer
DMA write
cycle
REJ09B0109-0700
DMA
dead
release
Bus