YLCDRSK2378 Renesas Electronics America, YLCDRSK2378 Datasheet - Page 55

• Manufacturer Part Number: YLCDRSK2378
• Description: KIT DEV EVAL H8S/2378 LCD
• Manufacturer: Renesas Electronics America
• Series: H8®r

Specifications of YLCDRSK2378

• Main Purpose: Displays, LCD Controller
• Embedded: Yes, MCU, 16-Bit
• Utilized Ic / Part: YLCDRSK2378
• Primary Attributes: 5.7" QVGA, Touch Screen
• Secondary Attributes: Source Code on CD, Debugging Requires Emulator Cable E10A USB/JTAG
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 15.2 Data Format in Asynchronous Communication
Figure 15.3 Receive Data Sampling Timing in Asynchronous Mode ........................................ 725
Figure 15.4 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode). 726
Figure 15.5 Sample SCI Initialization Flowchart ....................................................................... 727
Figure 15.6 Example of Operation in Transmission in Asynchronous Mode
Figure 15.7 Sample Serial Transmission Flowchart ................................................................... 729
Figure 15.8 Example of SCI Operation in Reception
Figure 15.9 Sample Serial Reception Data Flowchart (1) .......................................................... 732
Figure 15.9 Sample Serial Reception Data Flowchart (2) .......................................................... 733
Figure 15.10 Example of Communication Using Multiprocessor Format
Figure 15.11 Sample Multiprocessor Serial Transmission Flowchart .......................................... 736
Figure 15.12 Example of SCI Operation in Reception
Figure 15.13 Sample Multiprocessor Serial Reception Flowchart (1).......................................... 738
Figure 15.13 Sample Multiprocessor Serial Reception Flowchart (2).......................................... 739
Figure 15.14 Data Format in Clocked Synchronous Communication (For LSB-First) ................ 740
Figure 15.15 Sample SCI Initialization Flowchart ....................................................................... 741
Figure 15.16 Sample SCI Transmission Operation in Clocked Synchronous Mode .................... 742
Figure 15.17 Sample Serial Transmission Flowchart ................................................................... 743
Figure 15.18 Example of SCI Operation in Reception ................................................................. 744
Figure 15.19 Sample Serial Reception Flowchart ........................................................................ 745
Figure 15.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations ........ 747
Figure 15.21 Schematic Diagram of Smart Card Interface Pin Connections................................ 748
Figure 15.22 Normal Smart Card Interface Data Format ............................................................. 749
Figure 15.23 Direct Convention (SDIR = SINV = O/E = 0) ........................................................ 749
Figure 15.24 Inverse Convention (SDIR = SINV = O/E = 1)....................................................... 750
Figure 15.25 Receive Data Sampling Timing in Smart Card Mode
Figure 15.26 Retransfer Operation in SCI Transmit Mode .......................................................... 754
Figure 15.27 TEND Flag Generation Timing in Transmission Operation ................................... 754
Figure 15.28 Example of Transmission Processing Flow............................................................. 755
Figure 15.29 Retransfer Operation in SCI Receive Mode ............................................................ 756
Figure 15.30 Example of Reception Processing Flow.................................................................. 757
Figure 15.31 Timing for Fixing Clock Output Level.................................................................... 757
Figure 15.32 Clock Halt and Restart Procedure ........................................................................... 758
Figure 15.33 Block Diagram of IrDA........................................................................................... 759
Figure 15.34 IrDA Transmit/Receive Operations......................................................................... 760
(Example with 8-Bit Data, Parity, Two Stop Bits).................................................. 723
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................... 728
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................... 730
(Transmission of Data H'AA to Receiving Station A) ............................................ 735
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)................................ 737
(Using Clock of 372 Times the Bit Rate) ................................................................ 751
Rev.7.00 Mar. 18, 2009 page liii of lxvi
REJ09B0109-0700