PEB20571 INFINEON [Infineon Technologies AG], PEB20571 Datasheet - Page 23

no-image

PEB20571

Manufacturer Part Number
PEB20571
Description
ICs for Communications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB20571F
Manufacturer:
INFINEON
Quantity:
17
Part Number:
PEB20571F
Manufacturer:
PULSE
Quantity:
23 900
Part Number:
PEB20571F V3.1
Manufacturer:
Infineon
Quantity:
748
Part Number:
PEB20571FV3.1
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
PEB20571FV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB20571FV3.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEB20571FV3.1
Quantity:
22
List of maximum available features:
• One IOM-2000 interface supporting up to three VIPs i.e. up to 24 ISDN channels
• Up to two IOM-2 (GCI) ports (also configurable as PCM ports) supporting up to 16
• Up to four PCM ports with up to 4 x 2.048 Mbit/s (4 x 32 TS) or 2 x 4.096 Mbit/s or
• Switching matrix 224 x 256 TS (switching of 4-/8- bit time slots)
• Up to 32 HDLC controllers assignable to any D- or B-channel (at 16 kbit/s or 64 kbit/s)
• Serial communication controller: high-speed signaling channel of up to 16.384 Mbit/s
• DECT synchronization support
• Standard multiplexed and de-multiplexed µP interface: Siemens, Intel, Motorola
• Dedicated DMA support mailbox
• Integrated DSP core OAK
• 4 KW on-chip program memory
• 2 KW on-chip data memory
• 2 KW ROM
• DSP work load measurement for run-time statistics, DSP alive indication
• On chip debugging unit
• Serial DSP program debugging interface connected via JTAG port
• A-/µ-law conversion unit
• Programmable PLL based Master/Slave clock generator, providing all system clocks
• JTAG compliant test interface
• single 3.3 V power supply, 5 V compatible inputs
Note: As each feature consumes system resources (DSP-performance, memory, port
Preliminary Data Sheet
ISDN channels or 32 analog subscribers
1 x 8.192 Mbit/s
algorithms)
from a single 16.384 MHz crystal source
pins), the maximum available number of supported interfaces or HDLC channels
is limited by the totally available resources. A System Configurator tool helps to
determine a valid configuration.
®
+ (up to 60 MIPS for layer 1 control, signalling and DSP-
1-5
Introduction
DELIC
2003-08

Related parts for PEB20571