HD6412240 RENESAS [Renesas Technology Corp], HD6412240 Datasheet - Page 327

no-image

HD6412240

Manufacturer Part Number
HD6412240
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412240FA13
Manufacturer:
HITACHI
Quantity:
8 831
Part Number:
HD6412240FA13V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412240FA20
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6412240FA20V
Manufacturer:
LT
Quantity:
3 220
Part Number:
HD6412240FA20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412240TE13
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412240TE13
Quantity:
33
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
15 090
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
9.1
The H8S/2245 Group has an on-chip 16-bit timer pulse unit (TPU) that comprises three 16-bit
timer channels.
9.1.1
Maximum 8-pulse input/output
A total of 8 timer general registers (TGRs) are provided (four for channel 0 and two each for
channels 1, and 2), each of which can be set independently as an output compare/input capture
register
TGRC and TGRD for channel 0 can also be used as buffer registers
Selection of 7 or 8 counter input clocks for each channel
The following operations can be set for each channel:
Buffer operation settable for channel 0
Phase counting mode settable independently for each of channels 1, and 2
Fast access via internal 16-bit bus
13 interrupt sources
Waveform output at compare match: Selection of 0, 1, or toggle output
Input capture function: Selection of rising edge, falling edge, or both edge detection
Counter clear operation: Counter clearing possible by compare match or input capture
Synchronous operation: Multiple timer counters (TCNT) can be written to simultaneously
Simultaneous clearing by compare match and input capture possible
Register simultaneous input/output possible by counter synchronous operation
PWM mode: Any PWM output duty can be set
Maximum of 7-phase PWM output possible by combination with synchronous operation
Input capture register double-buffering possible
Automatic rewriting of output compare register possible
Two-phase encoder pulse up/down-count possible
Fast access is possible via a 16-bit bus interface
For channel 0 four compare match/input capture dual-function interrupts and one overflow
interrupt can be requested independently
For channels 1, and 2, two compare match/input capture dual-function interrupts, one
overflow interrupt, and one underflow interrupt can be requested independently
Features
Overview
Section 9 16-Bit Timer Pulse Unit (TPU)
Rev.3.00 Mar. 26, 2007 Page 285 of 772
Section 9 16-Bit Timer Pulse Unit (TPU)
REJ09B0355-0300

Related parts for HD6412240