HD6412240 RENESAS [Renesas Technology Corp], HD6412240 Datasheet - Page 522

no-image

HD6412240

Manufacturer Part Number
HD6412240
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412240FA13
Manufacturer:
HITACHI
Quantity:
8 831
Part Number:
HD6412240FA13V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412240FA20
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6412240FA20V
Manufacturer:
LT
Quantity:
3 220
Part Number:
HD6412240FA20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412240TE13
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412240TE13
Quantity:
33
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
15 090
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 13 Smart Card Interface
13.2.3
Note:
The function of bit 7 of SMR changes in smart card interface mode.
Bit 7—GSM Mode (GM): Sets the smart card interface function to GSM mode.
This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, this bit is set
to 1, the timing of setting of the TEND flag that indicates transmission completion is advanced
and clock output control mode addition is performed. The contents of the clock output control
mode addition are specified by bits 1 and 0 of the serial control register (SCR).
Bit 7
GM
0
1
Note: etu: Elementary time unit (time for transfer of 1 bit)
Bits 6 to 0—Operate in the same way as for the normal SCI.
For details, see section 12.2.5, Serial Mode Register (SMR).
Rev.3.00 Mar. 26, 2007 Page 480 of 772
REJ09B0355-0300
Bit
Initial value :
Set value* :
R/W
* When the smart card interface is used, be sure to make the 0 or 1 setting shown for bits
Serial Mode Register (SMR)
6, 5, 3, and 2.
Description
Normal smart card interface mode operation
GSM mode smart card interface mode operation
:
:
TEND flag generation 12.5 etu after beginning of start bit
Clock output ON/OFF control only
TEND flag generation 11.0 etu after beginning of start bit
High/low fixing control possible in addition to clock output ON/OFF control (set by
SCR)
R/W
GM
GM
7
0
CHR
R/W
6
0
0
R/W
PE
5
0
1
R/W
O/E
O/E
4
0
STOP
R/W
3
0
1
R/W
MP
2
0
0
CKS1
CKS1
R/W
1
0
(Initial value)
CKS0
CKS0
R/W
0
0

Related parts for HD6412240