HD6412240 RENESAS [Renesas Technology Corp], HD6412240 Datasheet - Page 462

• Manufacturer Part Number: HD6412240
• Description: Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 12 Serial Communication Interface (SCI)
Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the last bit of
the transmit character is sent, and transmission has been ended.
The TEND flag is read-only and cannot be modified.
Bit 2
TEND
0
1
Note:
Bit 1—Multiprocessor bit (MPB): When reception is performed using multiprocessor format in
asynchronous mode, MPB stores the multiprocessor bit in the receive data.
MPB is a read-only bit, and cannot be modified.
Bit 1
MPB
0
1
Note:
Rev.3.00 Mar. 26, 2007 Page 420 of 772
REJ09B0355-0300
* DTC can clear this bit only when DISEL is 0 with the transfer counter not being 0.
* Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor
format.
Description
[Clearing conditions]
[Setting conditions]
Description
[Clearing condition]
When data with a 0 multiprocessor bit is received
[Setting condition]
When data with a 1 multiprocessor bit is received
When 0 is written to TDRE after reading TDRE = 1
When the DTC* is activated by a TXI interrupt and write data to TDR
When the TE bit in SCR is 0
When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character
(Initial value)*
(Initial value)