PM8611-BIAP PMC [PMC-Sierra, Inc], PM8611-BIAP Datasheet - Page 93

• Manufacturer Part Number: PM8611-BIAP
• Manufacturer: PMC [PMC-Sierra, Inc]

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010883, Issue 2
Register 015H: SBSLITE Master Signal Monitor #2
This register provides activity monitoring on major SBSLITE inputs. When a monitored input
makes a low to high transition, the corresponding register bit is set high. The bit will remain high
until this register is read, at which point, all the bits in this register are cleared. Bits that depend
on multiple inputs making a low to high transition must have each input make a low to high
transition between subsequent reads before the activity bit will be set high. The corresponding
register bit reading low indicates a lack of transitions. This register should be read periodically to
detect for stuck at conditions.
ITPLA
IV5A
IPLA
Bit
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
The ITPL active bit (ITPLA) detects low to high transitions on the ITPL input. ITPLA is set
high when a rising edge has been observed on the ITPL input, and is set low when this
register is read.
The IV5 active bit (IV5A) detects low to high transitions on the IV5 input. IV5A is set high
when a rising edge has been observed on the IV5 input, and is set low when this register is
read.
The IPL active bit (IPLA) detects low to high transitions on the IPL input. IPLA is set high
when a rising edge has been observed on the IPL input, and is set low when this register is
read.
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
IDATAA
Function
Reserved
Reserved
Reserved
ITPLA
Reserved
Reserved
IV5A
IPLA
SBSLITE™ Telecom Standard Product Data Sheet
Default
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Preliminary
92