S912XET512J3VALR Freescale Semiconductor, S912XET512J3VALR Datasheet - Page 798

no-image

S912XET512J3VALR

Manufacturer Part Number
S912XET512J3VALR
Description
16-bit Microcontrollers - MCU 16 BIT,512K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XET512J3VALR

Rohs
yes
Core
HCS12X
Processor Series
MC9S12XE
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 KB
Data Ram Size
32 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-112
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XET512J3VALR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 22 Timer Module (TIM16B8CV2) Block Description
22.3.2.7
Read: Anytime
Write: Anytime
798
Module Base + 0x0007
TOV[7:0]
TFFCA
Reset
PRNT
Field
Field
7:0
4
3
W
R
TOV7
Timer Fast Flag Clear All
0 Allows the timer flag clearing to function normally.
1 For TFLG1(0x000E), a read from an input capture or a write to the output compare channel (0x0010–0x001F)
Precision Timer
0 Enables legacy timer. PR0, PR1, and PR2 bits of the TSCR2 register are used for timer counter prescaler
1 Enables precision timer. All bits of the PTPSR register are used for Precision Timer Prescaler Selection, and
This bit is writable only once out of reset.
Toggle On Overflow Bits — TOVx toggles output compare pin on overflow. This feature only takes effect when
in output compare mode. When set, it takes precedence over forced output compare but not channel 7 override
events.
0 Toggle output compare pin on overflow feature disabled.
1 Toggle output compare pin on overflow feature enabled.
Timer Toggle On Overflow Register 1 (TTOV)
0
7
causes the corresponding channel flag, CnF, to be cleared. For TFLG2 (0x000F), any access to the TCNT
register (0x0004, 0x0005) clears the TOF flag. Any access to the PACNT registers (0x0022, 0x0023) clears
the PAOVF and PAIF flags in the PAFLG register (0x0021). This has the advantage of eliminating software
overhead in a separate clear sequence. Extra care is required to avoid accidental flag clearing due to
unintended accesses.
selection.
all bits.
Figure 22-13. Timer Toggle On Overflow Register 1 (TTOV)
TOV6
0
6
Table 22-6. TSCR1 Field Descriptions (continued)
MC9S12XE-Family Reference Manual Rev. 1.25
Table 22-7. TTOV Field Descriptions
TOV5
0
5
TOV4
0
4
Description
Description
TOV3
0
3
TOV2
0
2
Freescale Semiconductor
TOV1
0
1
TOV0
0
0

Related parts for S912XET512J3VALR