HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 31

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
Figure 10.106 Error Occurrence in Complementary PWM Mode, Recovery
Figure 10.107 Error Occurrence in Complementary PWM Mode,
Figure 10.108 Error Occurrence in Complementary PWM Mode,
Figure 10.109 Error Occurrence in Complementary PWM Mode,
Figure 10.110 Error Occurrence in Reset-Synchronous PWM Mode,
Figure 10.111 Error Occurrence in Reset-Synchronous PWM Mode,
Figure 10.112 Error Occurrence in Reset-Synchronous PWM Mode,
Figure 10.113 Error Occurrence in Reset-Synchronous PWM Mode,
Figure 10.114 POE Block Diagram............................................................................................ 307
Figure 10.115 Low-Level Detection Operation.......................................................................... 313
Figure 10.116 Output-Level Detection Operation ...................................................................... 314
Figure 10.117 Falling Edge Detection Operation ....................................................................... 315
Section 11 Watchdog Timer
Figure 11.1 Block Diagram of WDT .......................................................................................... 318
Figure 11.2 Operation in Watchdog Timer Mode....................................................................... 323
Figure 11.3 Operation in Interval Timer Mode........................................................................... 323
Figure 11.4 Timing of Setting OVF............................................................................................ 324
Figure 11.5 Timing of Setting WOVF........................................................................................ 325
Figure 11.6 Writing to TCNT and TCSR ................................................................................... 326
Figure 11.7 Writing to RSTCSR................................................................................................. 326
Figure 11.8 Contention between TCNT Write and Increment.................................................... 327
Figure 11.9 Example of System Reset Circuit Using WDTOVF Signal .................................... 328
Section 12 Serial Communication Interface (SCI)
Figure 12.1 Block Diagram of SCI............................................................................................. 330
Figure 12.2 Data Format in Asynchronous Communication
Figure 12.3 Receive Data Sampling Timing in Asynchronous Mode ........................................ 353
Figure 12.4 Relation between Output Clock and Transmit Data Phase
Figure 12.5 Sample SCI Initialization Flowchart ....................................................................... 355
Figure 12.6 Example of Operation in Transmission in Asynchronous Mode
Figure 12.7 Sample Serial Transmission Flowchart ................................................................... 357
(Example with 8-Bit Data, Parity, Two Stop Bits).................................................. 351
(Asynchronous Mode)............................................................................................. 354
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................... 356
in PWM Mode 1 .................................................................................................. 298
Recovery in Complementary PWM Mode .......................................................... 299
Recovery in Complementary PWM Mode .......................................................... 300
Recovery in Reset-Synchronous PWM Mode ..................................................... 301
Recovery in Normal Mode .................................................................................. 302
Recovery in PWM Mode 1 .................................................................................. 303
Recovery in Complementary PWM Mode .......................................................... 304
Recovery in Reset-Synchronous PWM Mode..................................................... 305
Rev. 2.00, 09/04, page xxix of xl

Related parts for HD64F7047F50