HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 84

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
2.6
2.6.1
The CPU has five processing states: reset, exception processing, bus release, program execution
and power-down. Figure 2.4 shows the transitions between the states.
Rev. 2.00, 09/04, page 42 of 720
RES = 0
HSTBY = 1
When an internal power-on
reset by WDT or internal
manual reset by
WDT occurs
Processing States
State Transitions
Bus request
generated
Bus release state
From any state
when RES = 0
and HSTBY = 1
Sleep mode
Figure 2.4 Transitions between Processing States
Bus request
cleared
Bus request
cleared
From any state when
RES = 0 and HSTBY = 0
Power-on reset state
Bus request
generated
Bus request
generated
Hardware standby mode
Bus request
cleared
SSBY bit cleared
for SLEEP
instruction
processing
Exception
Program execution state
source
occurs
processing state
RES = 1
From any state when
RES = 1, MRES = 0,
and HSTBY = 1
Exception
RES = 0
Exception
processing
ends
RES = 1,
MRES = 1
Manual reset state
Software standby mode
SSBY bit set
for SLEEP
instruction
Reset state
NMI interrupt or IRQ
interrupt occurs
Power-down mode

Related parts for HD64F7047F50