HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 465

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
Bit
14
13
12
11, 10
Bit Name
IRR14
IRR13
IRR12
Initial
Value
0
0
0
All 0
R/W
R/W
R/W
R/W
R
Description
Timer Compare Match Interrupt Flag 0
Indicates that a compare match occurred in TCMR0.
0: Timer compare match has not occurred in TCMR0
1: Timer compare match has occurred in TCMR0
[Clearing condition]
[Setting condition]
Note: This bit is not set when TCMR0 = H'0000.
Timer Overflow Interrupt Flag
Indicates that the timer has overflowed.
0: Timer has not overflowed
1: Timer has overflowed
[Clearing condition]
[Setting condition]
Note: This bit is set even when TCMR0 is enabled to clear the
Bus Operation Interrupt Flag
Status flag indicating detection of a dominant bit due to
bus operation when the HCAN2 module is in HCAN2
sleep mode.
0: Bus idle state (during HCAN2 sleep mode)
1: CAN bus operation (during HCAN2 sleep mode)
[Clearing condition]
[Setting condition]
Reserved
These bits are always read as 0. The write value should
always be 0.
Writing 1
TCMR0 = TCNTR
Writing 1
Timer has overflowed and the value of TCNTR
changes from H'FFFF to H'0000.
Writing 1
When the bus operation (dominant bit) is detected
during HCAN2 sleep mode
timer value and its value is set to H'FFFF.
Rev. 2.00, 09/04, page 423 of 720

Related parts for HD64F7047F50