HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 626

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
that is connected to TDI and TDO in bypass mode. Except for SDBPR, all the registers can be
accessed by the CPU.
Table 22.2 shows the kinds of serial transfer that can be used with each of the H-UDI's registers.
Table 22.2 Serial Transfer Characteristics of H-UDI Registers
22.3.1
The instruction register (SDIR) is a 16-bit register that can be read, but not written to, by the CPU.
H-UDI instructions can be transferred to SDIR by serial input from TDI. SDIR can be initialized
by the TRST signal, but is not initialized in software standby mode.
Instructions transferred to SDIR must be 4 bits in length. If an instruction exceeding 4 bits is input,
the last 4 bits of the serial data will be stored in SDIR.
Note: X: Don't care
Rev. 2.00, 09/04, page 584 of 720
Register
SDIR
SDSR
SDDRH
SDDRL
SDBPR
Bit
15
14
13
12
11 to 0 
Bit Name
TS3
TS2
TS1
TS0
Instruction Register (SDIR)
Initial
Value
1
1
1
1
All 0
Serial Input
Possible
Not possible
Possible
Possible
Possible
R/W
R
R
R
R
R
Description
Test Instruction Bits
The instruction configuration is shown in the table
below.
0XXX: Setting prohibited
100X: Setting prohibited
1010: H-UDI interrupt
1011: Setting prohibited
110X: Setting prohibited
1110: Setting prohibited
1111: Bypass mode
Reserved
These bits are always read as 0, and should only be
written with 0.
Serial Output
Not possible
Possible
Possible
Possible
Possible

Related parts for HD64F7047F50