EP2AGX95EF29I5N Altera, EP2AGX95EF29I5N Datasheet - Page 488
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX95EF29I5N
Manufacturer Part Number
EP2AGX95EF29I5N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX95EF29I5N.pdf
(306 pages)
Specifications of EP2AGX95EF29I5N
Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX95EF29I5N PDF datasheet #6
- Current page: 488 of 692
- Download datasheet (22Mb)
1–102
Table 1–35. ALTGX Megafunction PIPE Interface Ports for Arria II Devices (Available only in PCIe functional mode)
Table 1–36. ALTGX Megafunction Reset and Power Down Ports for Arria II Devices
Arria II Device Handbook Volume 2: Transceivers
tx_forceelecidle
pipeelecidle
pipephydonestatus
pipestatus
rx_pipedatavalid
gxb_powerdown
rx_analogreset
rx_digitalreset
tx_digitalreset
(Part 2 of 2)
Port Name
Port Name
f
Table 1–36
megafunction.
For more information, refer to the
chapter.
Input/Output
Input/Output
Input
Input
Input
Input
Output
Output
Output
Output
Input
lists the reset and power down port names and descriptions for the ALTGX
Asynchronous transceiver block power down signal. When asserted high, all
digital and analog circuitry in the PCS, PMA, CMU of the transceiver block is
powered down, except for the refclk buffers.
Active-high receiver PMA reset.
Active-high receiver PCS reset.
Active-high transmitter PCS reset.
Force transmitter buffer to PCIe electrical idle signal levels. Functionally
equivalent to the TxElecIdle signal defined in PIPE specification revision
2.00.
Asynchronous signal to indicate whether electrical idle is detected or inferred at
the receiver. Functionally equivalent to the RxElecIdle signal defined in PIPE
specification revision 2.00.
If you enable the electrical idle inference block, it drives this signal high when it
infers an electrical idle condition, as described in
page
block is disabled, the rx_signaldetect signal from the signal detect circuitry
in the receiver input buffer is inverted and driven on this port.
PHY function completion indicator. Functionally equivalent to the PhyStatus
signal defined in PIPE specification revision 2.00. Asserted high for one parallel
clock cycle to communicate completion of several PHY functions, such as
power state transition and receiver detection.
PCIe receiver status port. Functionally equivalent to the RxStatus[2:0] signal
defined in PIPE specification revision 2.00. The width of this signal is 3 bits per
channel. The encoding of receiver status on the pipestatus port is as follows:
■
■
■
■
■
■
■
■
Valid data and control on the rx_dataout and rx_ctrldetect ports
indicator. Functionally equivalent to the RxValid signal defined in PIPE
specification revision 2.00.
000—Received data OK
001—1 skip added
010—1 skip removed
011—Receiver detected
100—8B/10B decoder error
101—Elastic buffer overflow
110—Elastic buffer underflow
111—Received disparity error
1–70. Otherwise, it drives this signal low. If the electrical idle inference
Reset Control and Power Down in Arria II Devices
Chapter 1: Transceiver Architecture in Arria II Devices
Description
Description
December 2010 Altera Corporation
“Electrical Idle Inference” on
Transceiver Port List
Related parts for EP2AGX95EF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: