IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 30
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 30 of 422
- Download datasheet (6Mb)
2–8
Add the SinDelay and SinIn2 Blocks
DSP Builder Standard Blockset User Guide
Figure 2–5. Setting the Downsampling Delay
5. Click the Optional Ports tab and set the parameters
Table 2–3. Parameters for the Delay Block.
6. Click OK.
7. Draw a connection line from the right side of the SinIn block to the left side of the
To add the SinDelay and SinIn2 blocks, follow these steps:
1. Select the IO & Bus library from the Altera DSP Builder Blockset folder in the
2. Drag and drop two Output blocks into your model, positioning them to the right
3. Click the text under the block symbols in your model. Change the block instance
4. Double-click the SinDelay block in your model to display the Block Parameters
5. Set the SinDelay block parameters
Parameter
Clock Phase Selection
Use Enable Port
Use Synchronous Clear port
Delay block.
Simulink Library Browser.
of the Delay block.
names from Output and Output1 to SinDelay and SinIn2.
dialog box.
Preliminary
(Table
Value
01
Off
Off
2–4).
(Table
Creating the Amplitude Modulation Model
© June 2010 Altera Corporation
2–3).
Chapter 2: Getting Started
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: