DF2166VT33WV Renesas Electronics America, DF2166VT33WV Datasheet - Page 822

• Manufacturer Part Number: DF2166VT33WV
• Description: MCU 16BIT FLASH 3V 512K 144-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2166VT33WV

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, LPC, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 106
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Rev. 3.00, 03/04, page 780 of 830
Register
Abbrevia-
tion
SYSCR
MDCR
BCR
WSCR
TCR_0
TCR_1
TCSR_0
TCSR_1
TCORA_0
TCORA_1
TCORB_0
TCORB_1
TCNT_0
TCNT_1
PWOERB
PWOERA
PWDPRB
PWDPRA
PWSL
PWDR15 to 0
SMR_0
ICCR_0
BRR_0
ICSR_0
SCR_0
TDR_0
SSR_0
RDR_0
SCMR_0
ICDR_0
SARX_0
ICMR_0
SAR_0
ADDRAH
ADDRAL
Reset
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

Initialized
Initialized
Initialized
Initialized
Initialized
High-Speed/
Medium-
Speed



































Watch














Initialized
Initialized
Initialized
Initialized
Initialized
Initialized





Initialized
Initialized
Initialized





Initialized
Initialized
Sleep



































Sub-Active Sub-Sleep














Initialized
Initialized
Initialized
Initialized
Initialized
Initialized





Initialized
Initialized
Initialized





Initialized
Initialized














Initialized
Initialized
Initialized
Initialized
Initialized
Initialized





Initialized
Initialized
Initialized





Initialized
Initialized
Module
Stop














Initialized
Initialized
Initialized
Initialized
Initialized
Initialized





Initialized
Initialized
Initialized





Initialized
Initialized
Software
Standby














Initialized
Initialized
Initialized
Initialized
Initialized
Initialized





Initialized
Initialized
Initialized





Initialized
Initialized
Hardware
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

Initialized
Initialized
Initialized
Initialized
Initialized
Module
TMR_0,
TMR_1
PWM
SCI_0
IIC_0
A/D
converter
SYSTEM
BSC
SCI_0
IIC_0
SCI_0
IIC_0