MC68302EH16C Freescale Semiconductor, MC68302EH16C Datasheet - Page 132

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH16C

Manufacturer Part Number
MC68302EH16C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH16C

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Ram Memory Size
1152Byte
Cpu Speed
16MHz
No. Of Timers
3
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68302EH16C
Manufacturer:
PANA
Quantity:
99
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH16CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Communications Processor (CP)
terminal data stream over the B channel. That SCC would be configured for HDLC mode if
V.120 rate adaption is required, or for V.110 mode if V.110 rate adaption is required. The
second B channel could be routed to the CODEC as a digital voice channel, if desired. The
SCP is used to send initialization commands and periodically check status from the S/T
transceiver. The SCC connected to the terminal would be configured for UART, BISYNC, or
DDCMP mode depending on the terminal protocol used.
The IMP has two output data strobe lines (SDS1 and SDS2) for selecting either or both the
B1 and B2 channels. These signals are used for interfacing devices that do not support the
IDL bus. These signals, configured by the SIMASK register, are active only for bits that are
not masked. The IDL signals are as follows:
4-12
ASYNCHRONOUS/
BISYNC/DDCMP
RAM
SCC
Figure 4-7. IDL Terminal Adaptor
M68000/DMA/CS
MC68302 USER’S MANUAL
M68000 BUS
MC68302
IMP
EPROM
SCP
SCC
SCC
IDL
(DATA)
B2+D
B1
B1+B2+D
(CONTROL)
ICL
TRANSCEIVER
MC145474
CODEC/FILTER
MONOCIRCUIT
S/T
MC145554
PCM
MOTOROLA
FOUR WIRE
POTS

Related parts for MC68302EH16C