MC68302EH16C Freescale Semiconductor, MC68302EH16C Datasheet - Page 230

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH16C

Manufacturer Part Number
MC68302EH16C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH16C

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Ram Memory Size
1152Byte
Cpu Speed
16MHz
No. Of Timers
3
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68302EH16C
Manufacturer:
PANA
Quantity:
99
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH16CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Communications Processor (CP)
following message reception. Bit 15 determines whether the M68000 core or the CP may
currently access the BD.
E—Empty
X—External Buffer
W—Wrap (Final BD in Table)
I—Interrupt
The following status bits are written by the DDCMP controller after it has finished receiving
data in the associated data buffer.
L—Last in Message
H—Header in Buffer
4-110
0 = The data buffer associated with this BD has been filled with received data, or data
1 = The data buffer associated with this BD is empty. This bit signifies that the BD and
0 = The buffer associated with this BD is in internal dual-port RAM.
1 = The buffer associated with this BD is in external memory.
0 = This is not the last BD in the Rx BD table.
1 = This is the last BD in the Rx BD table. After this buffer has been used, the DDCMP
0 = No interrupt is generated after this buffer has been closed.
1 = The RBD or RBK bits in the DDCMP event register will be set when this buffer has
0 = The buffer is not the last in a message.
1 = The buffer is the last in a message.
0 = The buffer does not contain a message header.
1 = The buffer contains a message header.
reception has been aborted due to an error condition. The M6800 core is free to
examine or write to any fields of the BD.
its associated buffer are available to the DDCMP controller. The M68000 core
should not write to any fields of this BD after it sets this bit. Note that the empty bit
will remain set while the DDCMP controller is currently filling the buffer with re-
ceived data.
controller places incoming data into the first BD in the table.
been closed by the DDCMP controller, which can cause interrupts.
The user is required to set the wrap bit in one of the first eight
BDs; otherwise, errant behavior may occur.
To correctly identify buffers containing headers, the buffer size
should be eight or more bytes in length so that the header will fit
in a single buffer.
MC68302 USER’S MANUAL
NOTE
NOTE
MOTOROLA

Related parts for MC68302EH16C