L64704 LSI Logic Corporation, L64704 Datasheet - Page 186

no-image

L64704

Manufacturer Part Number
L64704
Description
Satellite Decoder Technical Manual 5/97
Manufacturer
LSI Logic Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L64704BQC-60
Quantity:
14
Part Number:
L64704BQC-60
Manufacturer:
LSI
Quantity:
20 000
A.4
Read Cycle
Using the Serial
Bus Interface
A-6
Please refer to the following figure for a burst, or a single read cycle. The
following cycles must take place for a read cycle:
1. The master starts the cycle by issuing a start condition.
2. The master transmits the 7-bit slave address.
3. The master sets the R/W bit = 0 to indicate a write cycle.
4. The addressed slave acknowledges the reception of the slave
5. The Master sends the 8-bit Group 0 address(0x0) to indicate that the
6. The master then sends the 8-bit data. This data is used to initialize
7. The master does a repeat start condition.
8. The master transmits the 7-bit slave address.
9. The master sets the R/W bit = 0 to indicate a write cycle.
10. The addressed slave acknowledges the reception by driving SDATA
11. The master transmits the number of the group that it wishes to read
12. The master issues another start condition.
13. The master transmits the 7-bit slave address.
14. The master sets the R/W bit = 1 to indicate a read cycle.
15. The slave drives SDATA LOW to acknowledge.
16. The slave starts transmitting the data, MSB first.
17. The master has to provide the acknowledge by driving SDATA LOW
18. In the case of a single read, the master does not drive SDATA low
19. The master terminates the cycle by issuing a stop condition.
Programming the L64704 Using the Serial Bus Protocol
address by driving SDATA low in the ACK cycle.
APR is to be loaded. (Group 0 is accessed only to load the APR).
the base pointer (APR0/1).
low in the ACK cycle.
(which is acknowledged by the slave).
during the ACK cycle.
during the ACK cycle after reception of the first byte. The slave
responds to this by relinquishing control of the bus and waiting for
the master to issue a stop condition. For burst reads, the master
drives SDATA low for each byte it receives during the ACK cycle,
except for the last byte.

Related parts for L64704