L64704 LSI Logic Corporation, L64704 Datasheet - Page 6

• Manufacturer Part Number: L64704
• Description: Satellite Decoder Technical Manual 5/97
• Manufacturer: LSI Logic Corporation

Chapter 6
Chapter 7
vi
May 1997
5.6
5.7
5.8
5.9
Decoding Pipeline Synchronization
6.1
6.2
6.3
6.4
The FEC Decoder Pipeline
7.1
7.2
7.3
7.4
7.5
Contents
Rev. letter
5.5.3
5.5.4
5.5.5
Carrier Synchronizer
5.6.1
5.6.2
Automatic Gain Control (AGC)
5.7.1
5.7.2
5.7.3
Output Control
Other Functions
5.9.1
5.9.2
5.9.3
Synchronization Scheme
Viterbi Decoder Synchronization
Reed-Solomon Deinterleaver Synchronization
Descrambler Synchronization
Viterbi Decoder Module
7.1.1
7.1.2
7.1.3
7.1.4
Deinterleaver Module
7.2.1
7.2.2
Reed-Solomon Decoder
7.3.1
7.3.2
7.3.3
Descrambler Module Architecture and Operation
FEC Module Software Reset
Output Symbol Clock
Constraints on Data Rates
Examples
Carrier Acquisition
Carrier Phase Tracking
ADC Range and Power Reference
Power Control Loop
Power Level
Carrier Loop DC Offset Compensation
External Controls
Hi-Z Mode on Functional Outputs
Features
Code Performance
Punctured Codes
Viterbi Bit Error Rate Monitor
Deinterleaver Block Diagram
Deinterleaver Output
Terms and Concepts
Features
Performance Analysis
Copyright © 1995, 1996, 1997 by LSI Logic Corporation. All rights reserved.
5-10
5-12
5-17
5-22
5-22
5-23
5-24
5-24
5-26
5-26
5-27
5-27
6-10
7-11
7-12
7-13
7-14
7-14
7-17
7-18
7-19
7-21
5-8
5-8
5-9
6-1
6-2
6-5
7-1
7-2
7-3
7-3
7-6