L64704 LSI Logic Corporation, L64704 Datasheet - Page 62

no-image

L64704

Manufacturer Part Number
L64704
Description
Satellite Decoder Technical Manual 5/97
Manufacturer
LSI Logic Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L64704BQC-60
Quantity:
14
Part Number:
L64704BQC-60
Manufacturer:
LSI
Quantity:
20 000
3.6.4
Group 4,
APR 3 PLL
Parameter M,
Transport and
Viterbi Code
Rate Select
3-30
PLL Configuration Parameter M is used to configure the PLL module for
clock synthesis. This register also contains bits to set the Viterbi Decoder
module code rate and configure the Transport Error Indicator.
Read/Write: R/W
VCR[2:0]
TEI
L64704 Registers
APR
3
Viterbi Code Rate, VCR[2:0]
D7
Viterbi Code Rate
Set these bits to SELECT the code rate for the Viterbi
decoder module on the L64704. The three bits are
assigned as follows:
Transport Error Indicator Select
You set the Transport Error Indicator Select bit to 1 to
activate the transport error indicator mechanism. In this
mode, the first bit following the synchronization byte in a
Transport Packet is forced HIGH whenever the data block
was found to be uncorrectable by the Reed-Solomon
decoder. Otherwise it remains unchanged. When TEI is
set to 0, the transport error indicator will not be set at any
time. (See the MPEG-2 System Specification H.222,
paragraph 2.4.3.2 Transport Stream Packet Layer.) Using
the TEI feature allows a simpler interface to the LSI Logic
L64007 Transport Demultiplexer. For more information,
see LSI Logic L64007 MPEG-2, DVB, and TSAT Trans-
port Demultiplexer Technical Manual .
Data Bits
D7 D6 D5
0
0
0
0
1
1
1
1
D6
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
D5
Definition
Rate 1/2
Rate 2/3
Rate 3/4
Rate 5/6
Rate 7/8
Unused
Unused
Unused
TEI
D4
SYNC2_
MOD
D3
Set to 0
D2
D1
PLL_M[1:0]
D0
[7:5]
4

Related parts for L64704