PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 309

no-image

PEF2256

Manufacturer Part Number
PEF2256
Description
E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEF2256EV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
PEF2256EV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
PEF2256EV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Part Number:
PEF2256H
Manufacturer:
infineon
Quantity:
6
Part Number:
PEF2256H V1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEF2256HV
Manufacturer:
INF
Quantity:
20 000
Part Number:
PEF2256HV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.1
Quantity:
116
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
672
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.2
Quantity:
7
Receive Spare Bits/Additional Status (Read)
RSP
SI(2:1)
LLBDD
LLBAD
User’s Manual
Hardware Description
SI1
7
Submultiframe Error Indication 1, 2
Not valid if doubleframe format is enabled. In this case, both bits are
set.
When using CRC-multiframe format these bits are set to
0 =
1 =
Both flags are updated with the beginning of every received CRC
multiframe.
If automatic transmission of submultiframe status is enabled by
setting bit XSP.AXS, above status information is inserted
automatically in S
(under the condition that time slot 0 transparent modes are both
disabled):
SI1
Line Loop-Back Deactivation Signal Detected
This bit is set in case of the LLB deactivate signal is detected and then
received over a period of more than 25 ms with a bit error rate less
than 10
exceed 10
If framing is aligned, the time slot 0 is not taken into account for the
error rate calculation.
Any change of this bit causes an LLBSC interrupt.
Line Loop-Back Activation Signal Detected
Depending on bit LCR1.EPRM the source of this status bit changed.
LCR1.EPRM = 0: This bit is set in case of the LLB activate signal is
detected and then received over a period of more than 25 ms with a
bit error rate less than 10
rate does not exceed 10
SI2
If multiframe alignment has been lost, or if the last multiframe
has been received with CRC error(s).
SI1 flags a CRC error in last submultiframe 1, SI2 flags a CRC
error in last submultiframe 2.
If at multiframe synchronous state last assigned submultiframe
has been received without a CRC error.
S
i
-2
-bit of frame 13, SI2
. The bit remains set as long as the bit error rate does not
-2
.
LLBDD
i
-bit position of every outgoing CRC multiframe
309
-2
-2
.
. The bit remains set as long as the bit error
LLBAD
S
i
-bit of frame 15.
RSIF
RS13
DS1.1, 2003-10-23
PEF 2256 H/E
RS15
E1 Registers
0
FALC
(4F)
®
56

Related parts for PEF2256