PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 381

no-image

PEF2256

Manufacturer Part Number
PEF2256
Description
E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEF2256EV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
PEF2256EV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
PEF2256EV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Part Number:
PEF2256H
Manufacturer:
infineon
Quantity:
6
Part Number:
PEF2256H V1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEF2256HV
Manufacturer:
INF
Quantity:
20 000
Part Number:
PEF2256HV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.1
Quantity:
116
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
672
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.2
Quantity:
7
XDOS
DCIM
RLM
LL
MAS
User’s Manual
Hardware Description
Transmit Data Out Sense
0 =
1 =
Note: If CMI coding is selected (FMR0.XC(1:0) = 01) this bit has to
Digital Clocking Interface Mode
0 =
1 =
Receive Line Monitoring
0 =
1 =
Local Loop
0
1
Master Mode
0
1
Normal operation
Slave mode
Output signals XDOP/XDON are active low. Output XOID is
active high (normal operation).
Output signals XDOP/XDON are active high. Output XOID is
active low.
Default T1/J1 data operation.
Selects Synchronization interface mode. A 1.544-MHz receive
clock signal must be applied on RL1/RL2. The transmit clock
signal must be derived from the clock connected to SCLKX
(CMR1.DXSS = 1). The recommended XPM programming
values are:
XPM0 = EF
Normal receiver mode
Receiver mode for receive line monitoring;
the receiver sensitivity is increased to detect resistively
attenuated signals of -20 dB (short-haul mode only)
Local loop active. The local loop-back mode disconnects the
receive lines RL1/RL2 or RDIP/RDIN from the receiver. Instead
of the signals coming from the line the data provided by system
interface is routed through the analog receiver back to the
system interface. The unipolar bit stream is transmitted
undisturbedly on the line. Receiver and transmitter coding must
be identical. Operates in analog and digital line interface mode.
In analog line interface mode data is transferred through the
complete analog receiver.
Master mode on. Setting this bit the DCO-R circuitry is
frequency synchronized to the clock (1.544, 2.048 MHz or
8 kHz, see IPC.SSYF, LIM1.DCOC) supplied by SYNC. If this
pin is connected to V
be cleared.
The transmit frame marker XFM is independent of this bit.
H
, XPM1 = BD
381
SS
or V
H
, XPM2 = 07
DD
(or left open and pulled up to V
H
DS1.1, 2003-10-23
T1/J1 Registers
PEF 2256 H/E
FALC
®
56
DD

Related parts for PEF2256