PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 49

• Manufacturer Part Number: PEF2256
• Description: E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
• Manufacturer: INFINEON [Infineon Technologies AG]

3
3.1
The FALC
controlled by an external microprocessor or microcontroller. The functional block
diagram is shown in
The main interfaces are
•
•
•
•
as well as several control lines for reset and clocking purpose.
The main internal functional blocks are
•
•
•
•
•
•
•
•
•
•
•
•
User’s Manual
Hardware Description
Receive and transmit line interface
PCM system highway interface/H.100 bus
Microprocessor interface
Boundary scan interface
Analog line receiver with equalizer network and clock/data recovery
Analog line driver with programmable pulse shaper and line build out
Central clock generation module
Elastic buffers for receive and transmit direction
Receive Framer, receive line decoding, alarm detection, PRBS and performance
monitoring
Transmit framer, receive line encoding, alarm and PRBS generation
Receive jitter attenuator
Transmit jitter attenuator
Three HDLC controllers (one of them including SS7 and BOM support) and CAS
signaling controller
Test functions (loop switching local - remote - payload - single channel)
Register access interface
Boundary scan control
®
56 device contains analog and digital function blocks that are configured and
Functional Description E1/T1/J1
Functional Overview
Figure
5.
49
Functional Description E1/T1/J1
DS1.1, 2003-10-23
PEF 2256 H/E
FALC
®
56