HD6432646 Hitachi, HD6432646 Datasheet - Page 173

• Manufacturer Part Number: HD6432646
• Description: (HD64F264x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

6.3.7
1. When a PC break is set for an instruction fetch at the address following a BSR, JSR, JMP,
2. When the I bit is set by an LDC, ANDC, ORC, or XORC instruction, a PC break interrupt
3. When a PC break is set for an instruction fetch at the address following a Bcc instruction:
4. When a PC break is set for an instruction fetch at the branch destination address of a Bcc
TRAPA, RTE, or RTS instruction:
Even if the instruction at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS
instruction is fetched, it is not executed, and so a PC break interrupt is not generated by the
instruction fetch at the next address.
becomes valid two states after the end of the executing instruction. If a PC break interrupt is
set for the instruction following one of these instructions, since interrupts, including NMI, are
disabled for a 3-state period in the case of LDC, ANDC, ORC, and XORC, the next instruction
is always executed. For details, see section 5, Interrupt Controller.
A PC break interrupt is generated if the instruction at the next address is executed in
accordance with the branch condition, but is not generated if the instruction at the next address
is not executed.
instruction:
A PC break interrupt is generated if the instruction at the branch destination is executed in
accordance with the branch condition, but is not generated if the instruction at the branch
destination is not executed.
Additional Notes
139