HD6432646 Hitachi, HD6432646 Datasheet - Page 29

• Manufacturer Part Number: HD6432646
• Description: (HD64F264x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

15.3 Operation ........................................................................................................................... 562
15.4 CAN Bus Interface ............................................................................................................ 585
15.5 Usage Notes ....................................................................................................................... 585
Section 16 A/D Converter..................................................................................587
16.1 Overview............................................................................................................................ 587
16.2 Register Descriptions......................................................................................................... 591
16.3 Interface to Bus Master...................................................................................................... 597
16.4 Operation ........................................................................................................................... 598
16.5 Interrupts............................................................................................................................ 604
16.6 Usage Notes ....................................................................................................................... 604
Section 17 Motor Control PWM Timer.............................................................611
17.1 Overview............................................................................................................................ 611
15.2.15 Transmit Error Counter (TEC) ............................................................................. 554
15.2.16 Unread Message Status Register (UMSR) ........................................................... 555
15.2.17 Local Acceptance Filter Masks (LAFML, LAFMH) ........................................... 556
15.2.18 Message Control (MC0 to MC15)........................................................................ 557
15.2.19 Message Data (MD0 to MD15)............................................................................ 561
15.2.20 Module Stop Control Register C (MSTPCRC).................................................... 561
15.3.1 Hardware and Software Resets ............................................................................ 562
15.3.2 Initialization after Hardware Reset ...................................................................... 562
15.3.3 Transmit Mode ..................................................................................................... 569
15.3.4 Receive Mode....................................................................................................... 575
15.3.5 HCAN Sleep Mode .............................................................................................. 581
15.3.6 HCAN Halt Mode ................................................................................................ 582
15.3.7 Interrupt Interface................................................................................................. 583
15.3.8 DTC Interface....................................................................................................... 584
16.1.1 Features ................................................................................................................ 587
16.1.2 Block Diagram...................................................................................................... 588
16.1.3 Pin Configuration ................................................................................................. 589
16.1.4 Register Configuration ......................................................................................... 590
16.2.1 A/D Data Registers A to D (ADDRA to ADDRD).............................................. 591
16.2.2 A/D Control/Status Register (ADCSR)................................................................ 592
16.2.3 A/D Control Register (ADCR)............................................................................. 595
16.2.4 Module Stop Control Register A (MSTPCRA).................................................... 596
16.4.1 Single Mode (SCAN = 0) ..................................................................................... 598
16.4.2 Scan Mode (SCAN = 1) ....................................................................................... 600
16.4.3 Input Sampling and A/D Conversion Time.......................................................... 602
16.4.4 External Trigger Input Timing ............................................................................. 603
17.1.1 Features ................................................................................................................ 611
17.1.2 Block Diagram...................................................................................................... 612
17.1.3 Pin Configuration ................................................................................................. 614
xi